A3P030 ETC2 [List of Unclassifed Manufacturers], A3P030 Datasheet - Page 9

• Manufacturer Part Number: A3P030
• Description: ProASIC3 Flash Family FPGAs with Optional Soft ARM Support
• Manufacturer: ETC2 [List of Unclassifed Manufacturers]

In addition, every SRAM block has an embedded FIFO
control unit. The control unit allows the SRAM block to
be configured as a synchronous FIFO without using
additional core VersaTiles. The FIFO width and depth are
programmable. The FIFO also features programmable
Almost Empty (AEMPTY) and Almost Full (AFULL) flags in
addition to the normal Empty and Full flags. The
embedded FIFO control unit contains the counters
necessary for generation of the read and write address
pointers. The embedded SRAM/FIFO blocks can be
cascaded to create larger configurations.
PLL and CCC
ProASIC3 devices provide designers with very flexible
clock conditioning capabilities. Each member of the
ProASIC3 family contains six CCCs. One CCC (center west
side) has a PLL. The A3P030 does not have a PLL.
The six CCC blocks are located at the four corners and the
centers of the east and west sides.
All six CCC blocks are usable; the four corner CCCs and
the east CCC allow simple clock delay operations as well
as clock spine access.
The inputs of the six CCC blocks are accessible from the
FPGA core or from one of several inputs located near the
CCC that have dedicated connections to the CCC block.
The CCC block has these key features:
Additional CCC specifications:
• Wide input frequency range (f
• Output frequency range (f
• Clock delay adjustment via programmable and
• 2 programmable delay types for clock skew
• Clock frequency synthesis (for PLL only)
• Internal phase shift = 0°, 90°, 180°, and 270°.
• Output duty cycle = 50% ± 1.5% or better (for PLL
• Low output jitter: worst case < 2.5% × clock period
• Maximum acquisition time = 300 µs (for PLL only)
• Low power consumption of 5 mW
• Exceptional tolerance to input period jitter—
• Four precise phases; maximum misalignment
350 MHz
350 MHz
fixed delays from –7.56 ns to +11.12 ns
minimization
Output phase shift depends on the output divider
configuration (for PLL only).
only)
peak-to-peak period jitter when single global
network used (for PLL only)
allowable input jitter is up to 1.5 ns (for PLL only)
between adjacent phases of 40 ps × (350 MHz /
f
OUT_CCC
) (for PLL only)
OUT_CCC
IN_CCC
) = 0.75 MHz to
) = 1.5 MHz to
P r o du c t B r i ef
Global Clocking
ProASIC3 devices have extensive support for multiple
clocking domains. In addition to the CCC and PLL support
described above, there is a comprehensive global clock
distribution network.
Each VersaTile input and output port has access to nine
VersaNets: six chip (main) and three quadrant global
networks. The VersaNets can be driven by the CCC or
directly accessed from the core via multiplexers (MUXes).
The VersaNets can be used to distribute low-skew clock
signals or for rapid distribution of high fanout nets.
I/Os with Advanced I/O Standards
The ProASIC3 family of FPGAs features a flexible I/O
structure, supporting a range of voltages (1.5 V, 1.8 V,
2.5 V, and 3.3 V). ProASIC3 FPGAs support many different
I/O standards—single-ended and differential.
The I/Os are organized into banks, with two or four
banks per device. The configuration of these banks
determines the I/O standards supported.
Each I/O module contains several input, output, and
enable
implementation of the following:
ProASIC3 banks for the A3P250 device and above
support LVPECL, LVDS, BLVDS and M-LVDS. BLVDS and M-
LVDS can support up to 20 loads.
• Single-Data-Rate applications
• Double-Data-Rate applications—DDR LVDS, BLVDS,
and M-LVDS I/Os for point-to-point communications
registers.
These
ProASIC3 Flash Family FPGAs
registers
allow
the
9