PACVGA203Q CALMIRCO [California Micro Devices Corp], PACVGA203Q Datasheet

no-image

PACVGA203Q

Manufacturer Part Number
PACVGA203Q
Description
VGA Port Companion Circuit
Manufacturer
CALMIRCO [California Micro Devices Corp]
Datasheet
Features
Applications
© 2004 California Micro Devices Corp. All rights reserved.
12/07/04
Simplified Electrical Schematic
VIDEO_1
VIDEO_2
VIDEO_3
TERM_1
TERM_2
TERM_3
Single-chip solution for the VGA port interface
Includes ESD protection, level shifting, and RGB
termination
Seven channels of ESD protection for all VGA port
connector pins, meeting IEC-61000-4-2 Level-4
ESD requirements (8kV contact discharge)
Very low loading capacitance from ESD protection
diodes on VIDEO lines; 4pF typical
75Ω termination resistors for VIDEO lines
(matched to 1% typ.)
TTL to CMOS level-translating buffers with power-
down mode for HSYNC and VSYNC lines
Bi-directional level shifting N-channel FETs pro-
vided for DDC_CLK & DDC_DATA channels
Compact 24-pin QSOP package
Lead-free version available
Notebook computers with VGA port
Desktop PCs with VGA port
GNDA
GNDD
430 N. McCarthy Blvd., Milpitas, CA 95035-5112
8
9
10
7
3
4
5
6
75
75
75
V
2
CC
GNDA
GNDD
1
DDC_IN1
DDC_IN2
GNDD
GNDD
VGA Port Companion Circuit
16
17
R
R
C
C
12
GNDD
GNDD
V
V
CC
CC
2
2
14
GNDD
GNDD
V
V
CC
CC
3
3
15
18
Tel: 408.263.3214
DDC_OUT1
DDC_OUT2
Product Description
The PACVGA203 incorporates seven channels of ESD
protection for all signal lines commonly found in a VGA
port.
steering diodes designed to safely handle the high
surge currents encountered with IEC-61000-4-2 Level-
4 ESD Protection (8kV contact discharge). When a
channel is subjected to an electrostatic discharge, the
ESD current pulse is diverted via the protection diodes
into either the positive supply rail or ground where it
may be safely dissipated. Separate positive supply
rails are provided for the VIDEO, DDC and SYNC
channels to facilitate interfacing with low voltage Video
Controller ICs and provide design flexibility in multi-
supply-voltage environments.
Two non-inverting drivers provide buffering for the
HSYNC and VSYNC signals from the Video Controller
IC (SYNC_IN1, SYNC_IN2). These buffers accept TTL
input levels and convert them to CMOS output levels
that swing between Ground and V
page).
R
GNDD
SYNC_IN2
B
ESD protection is implemented with current
SYNC_IN1
V_BIAS
Fax: 408.263.7846
21
13
GNDD
V
D1
CC
19
1
4
GNDD
V
CC
1
4
GNDD
GNDD
GNDD
R
PACVGA203
C
www.calmicro.com
CC
R
R
S
S
23
22
20
11
24
4 (cont’d next
SYNC_OUT1
SYNC_OUT2
SD1
PWR_UP
SD2
1

Related parts for PACVGA203Q

PACVGA203Q Summary of contents

Page 1

Features • Single-chip solution for the VGA port interface • Includes ESD protection, level shifting, and RGB termination • Seven channels of ESD protection for all VGA port connector pins, meeting IEC-61000-4-2 Level-4 ESD requirements (8kV contact discharge) • Very ...

Page 2

... PACVGA203 4 supply. When the desired, by connect rail via the top ESD protection diodes. SD2 SD1 SYNC_OUT2 SYNC_IN2 SYNC_OUT1 SYNC_IN1 DDC_OUT2 DDC_IN2 DDC_IN1 DDC_OUT1 V_BIAS Lead-free Finish Ordering Part 1 Number Part Marking PACVGA203QR PACVGA203QR ● Fax: 408.263.7846 www.calmicro.com 4 may CC 12/07/04 ...

Page 3

LEAD(s) NAME 3-5 VIDEO_1, VIDEO_2, VIDEO_3 6 GNDD 7 GNDA 8-10 TERM_1, TERM_2, TERM_3 11 PWR_UP V_BIAS DDC_OUT1 16 DDC_IN1 17 DDC_IN2 ...

Page 4

Specifications PARAMETER V 1,V 2,V 3, and V 4 Supply Voltage Diode D1 Forward DC Current Operating Temperature Range Storage Temperature Range DC Voltage at Inputs VIDEO_1, VIDEO_2, VIDEO_3 TERM_1, TERM_2, TERM_3 DDC_IN1, DDC_IN2 DDC_OUT1, DDC_OUT2 ...

Page 5

ELECTRICAL OPERATING CHARACTERISTICS SYMBOL PARAMETER V Logic High Input Voltage IH V Logic Low Input Voltage IL V Logic High Output Voltage OH V Logic Low Output Voltage OL R Output Resistance Resistor Value B ...

Page 6

Test Circuit Information Average Current through The circuit in Figure 1 was used to characterize I signal was connected to the input of one of the SYNC buffers (i.e. pin 19 or pin 21). The frequency ...

Page 7

Application Information DDC_V R1 DDC_Data DDC_Clk H-Sync V-Sync Red Grn Blue VF** - VIDEO EMI Filter SF** - SYNC EMI Filter SR* - external resistor to match video cable characteristic impedance. A resistor may be necessary between the V required ...

Page 8

Mechanical Details QSOP Mechanical Specifications: PACVGA203 devices are packaged in 24-pin QSOP packages. Dimensions are presented below. For complete information on the QSOP-24 package, see the California Micro Devices QSOP Package Infor- mation document. PACKAGE DIMENSIONS Package QSOP (JEDEC name ...

Related keywords