GS71108AGJ-10 ETC2 [List of Unclassifed Manufacturers], GS71108AGJ-10 Datasheet - Page 5

no-image

GS71108AGJ-10

Manufacturer Part Number
GS71108AGJ-10
Description
128K x 8 1Mb Asynchronous SRAM
Manufacturer
ETC2 [List of Unclassifed Manufacturers]
Datasheet
AC Test Conditions
AC Characteristics
Read Cycle
* These parameters are sampled and are not 100% tested
Rev: 1.08 6/2006
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Notes:
1.
2.
3.
Output disable to output in High Z (OE)
Output enable to output in low Z (OE)
Chip disable to output in High Z (CE)
Chip enable to output in low Z (CE)
Output enable to output valid (OE)
Output hold from address change
Include scope and jig capacitance.
Test conditions as specified with output loading as shown in Fig. 1
unless otherwise noted.
Output load 2 for t
Chip enable access time (CE)
Output reference level
Input reference level
Address access time
Input high level
Input low level
Input rise time
Parameter
Input fall time
Read cycle time
Output load
Parameter
LZ
, t
HZ
, t
OLZ
and t
OHZ
Symbol
t
t
t *
OHZ
t *
OLZ
Conditions
t
t
t
t
t
HZ
LZ
RC
AA
AC
OE
OH
V
V
tr = 1 V/ns
tf = 1 V/ns
Fig. 1& 2
*
*
IH
IL
1.4 V
1.4 V
= 0.4 V
= 2.4 V
Min
7
3
3
0
5/16
-7
Max
3.5
7
7
3
3
Min
8
3
3
0
-8
Max
3.5
3.5
8
8
4
DQ
Min
10
3
3
0
DQ
-10
Output Load 1
Output Load 2
Max
10
10
4
5
4
5pF
GS71108ATP/J/SJ/U
VT = 1.4 V
1
3.3 V
Min
© 2001, GSI Technology
12
3
3
0
50Ω
589Ω
434Ω
-12
Max
12
12
30pF
5
6
5
1
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for GS71108AGJ-10