AT28HC256E ATMEL Corporation, AT28HC256E Datasheet - Page 3

• Manufacturer Part Number: AT28HC256E
• Description: 256 32K x 8 High Speed Parallel EEPROMs
• Manufacturer: ATMEL Corporation

Device Operation
READ: The AT28HC256 is accessed like a Static RAM.
When CE and OE are low and WE is high, the data stored
at the memory location determined by the address pins is
asserted on the outputs. The outputs are put in the high
impedance state when either CE or OE is high. This dual-
line control gives designers flexibility in preventing bus con-
tention in their system.
BYTE WRITE: A low pulse on the WE or CE input with CE
or WE low (respectively) and OE high initiates a write cycle.
The address is latched on the falling edge of CE or WE,
whichever occurs last. The data is latched by the first rising
edge of CE or WE. Once a byte write has been started it
will automatically time itself to completion. Once a pro-
gramming operation has been initiated and for the duration
of t
tion.
P A G E W R I T E : T h e p a g e w r i t e o p e r a t i o n o f t h e
AT28HC256 allows 1 to 64 bytes of data to be written into
the device during a single internal programming period. A
page write operation is initiated in the same manner as a
byte write; the first byte written can then be followed by 1 to
63 additional bytes. Each successive byte must be written
within 150 s (t
exceeded the AT28C256 will cease accepting data and
commence the internal programming operation. All bytes
during a page write operation must reside on the same
page as defined by the state of the A6 - A14 inputs. That is,
for each WE high to low transition during the page write
operation, A6 - A14 must be the same.
The A0 to A5 inputs are used to specify which bytes within
the page are to be written. The bytes may be loaded in any
order and may be altered within the same load period. Only
bytes which are specified for writing will be written; unnec-
essary cycling of other bytes within the page does not
occur.
DATA POLLING: The AT28HC256 features DATA Polling
to indicate the end of a write cycle. During a byte or page
write cycle an attempted read of the last byte written will
result in the complement of the written data to be presented
on I/O
data is valid on all outputs, and the next write cycle may
begin. DATA Polling may begin at anytime during the write
cycle.
TOGGLE BIT: In addition to DATA Polling the AT28HC256
provides another method for determining the end of a write
cycle. During the write operation, successive attempts to
read data from the device will result in I/O
between one and zero. Once the write has completed, I/O
will stop toggling and valid data will be read. Testing the
toggle bit may begin at any time during the write cycle.
DATA PROTECTION: If precautions are not taken, inad-
vertent writes to any 5-volt-only nonvolatile memory may
WC
, a read operation will effectively be a polling opera-
7
. Once the write cycle has been completed, true
BLC
) of the previous byte. If the t
6
BLC
toggling
limit is
6
occur during transition of the host system power supply.
Atmel has incorporated both hardware and software fea-
tures that will protect the memory against inadvertent
writes.
HARDWARE PROTECTION: Hardware features protect
against inadvertent writes to the AT28HC256 in the follow-
ing ways: (a) V
write function is inhibited; (b) V
V
5 ms typical) before allowing a write; (c) write inhibit—hold-
ing any one of OE low, CE high or WE high inhibits write
cycles; and (d) noise filter—pulses of less than 15 ns (typi-
cal) on the WE or CE inputs will not initiate a write cycle.
SOFTWARE DATA PROTECTION: A software controlled
data protection feature has been implemented on the
AT28HC256. When enabled, the software data protection
(SDP), will prevent inadvertent writes. The SDP feature
may be enabled or disabled by the user; the AT28HC256 is
shipped from Atmel with SDP disabled.
SDP is enabled by the host system issuing a series of three
write commands; three specific bytes of data are written to
three specific addresses (refer to Software Data Protection
Algorithm). After writing the 3-byte command sequence
and after t
against inadvertent write operations. It should be noted,
that once protected the host may still perform a byte or
page write to the AT28HC256. This is done by preceding
the data to be written by the same 3-byte command
sequence.
Once set, SDP will remain active unless the disable com-
mand sequence is issued. Power transitions do not disable
SDP and SDP will protect the AT28HC256 during power-up
and power-down conditions. All command sequences must
conform to the page write timing specifications. It should
also be noted that the data in the enable and disable com-
mand sequences is not written to the device and the mem-
ory addresses used in the sequence may be written with
data in either a byte or page write operation.
After setting SDP, any attempt to write to the device without
the three byte command sequence will start the internal
write timers. No data will be written to the device; however,
for the duration of t
polling operations.
DEVICE IDENTIFICATION: An extra 64 bytes of EEPROM
memory are available to the user for device identification.
By raising A9 to 12V
7FC0H to 7FFFH the additional bytes may be written to or
read from in the same manner as the regular memory
array.
OPTIONAL CHIP ERASE MODE: The entire device can
be erased using a 6-byte software code. Please see Soft-
ware Chip Erase application note for details.
CC
has reached 3.8V the device will automatically time out
WC
the entire AT28HC256 will be protected
CC
sense—if V
WC
, read operations will effectively be
0.5V and using address locations
CC
CC
is below 3.8V (typical) the
power-on delay—once
3