MC9S12D64 Motorola, MC9S12D64 Datasheet - Page 90
![no-image](/images/manufacturer_photos/0/4/459/motorola_sml.jpg)
MC9S12D64
Manufacturer Part Number
MC9S12D64
Description
MC9S12DJ64 Device User Guide V01.17
Manufacturer
Motorola
Datasheet
1.MC9S12D64.pdf
(126 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC9S12D64
Manufacturer:
MOTOROLA
Quantity:
113
Company:
Part Number:
MC9S12D64
Manufacturer:
FREESCALE
Quantity:
4 000
Company:
Part Number:
MC9S12D64CFU
Manufacturer:
FREESCALE
Quantity:
1 831
Company:
Part Number:
MC9S12D64CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12D64CFU
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
MC9S12D64CFUE
Manufacturer:
FREE
Quantity:
2 190
Company:
Part Number:
MC9S12D64CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12D64CFUE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC9S12D64CFUER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12D64CPVE
Manufacturer:
FREESCALE
Quantity:
20 000
MC9S12DJ64 Device User Guide — V01.17
The total power dissipation can be calculated from:
Two cases with internal voltage regulator enabled and disabled must be considered:
T A
P D
P INT
JA
1. Internal Voltage Regulator disabled
2. Internal voltage regulator enabled
90
P
For R
respectively
I
additionally contains the current flowing into the external loads with output high.
P
DDR
=
=
IO
IO
=
Ambient Temperature, [ C
=
Total Chip Power Dissipation, [W]
is the sum of all output currents on I/O ports associated with VDDX and VDDR.
is the sum of all output currents on I/O ports associated with VDDX and VDDR.
Package Thermal Resistance, [ C/W]
is the current shown in Table A-7 and not the overall current flowing into VDDR, which
DSON
Chip Internal Power Dissipation, [W]
is valid:
P INT
R DSON
=
I DD V DD
P INT
R DSON
=
P IO
P IO
=
V DD5 V OH
----------------------------------- - for outputs driven high
I DDR V DDR
=
P D
+
=
=
I OH
V OL
----------- - for outputs driven low
I DDPLL V DDPLL
I
OL
–
=
i
i
P INT
;
R DSON
R DSON
;
+
+
P IO
I DDA V DDA
I IO
I IO
i
i
2
2
+
I DDA
V DDA