AS7C25512PFS32A-166TQI ALSC [Alliance Semiconductor Corporation], AS7C25512PFS32A-166TQI Datasheet
AS7C25512PFS32A-166TQI
Related parts for AS7C25512PFS32A-166TQI
AS7C25512PFS32A-166TQI Summary of contents
Page 1
... Byte write registers CLK Byte write registers CLK D Q Enable CE register CLK CLK D Q Enable Power delay down register CLK Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A 512K × 32/36 Memory array 36/32 36/ Output Input registers registers CLK 36/32 DQ[a:d] -166 -133 6 7.5 166 133 3.5 3.8 290 270 ...
Page 2
... PL-SCD PL-SCD PL-SCD PL-DCD PL-DCD PL-DCD NTD-PL NTD-PL NTD-PL NTD-FT NTD-FT NTD- Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A Speed 166/133 MHz 166/133 MHz 166/133 MHz 166/133 MHz 166/133 MHz 166/133 MHz 7.5/8.5/10 ns 7.5/8.5/10 ns 7.5/8.5/10 ns 166/133 MHz 166/133 MHz 166/133 MHz 7.5/8.5/10 ns 7.5/8.5/10 ns 7.5/8.5/ ...
Page 3
... DQd5 V 26 SSQ V 27 DDQ 28 DQd6 29 DQd7 30 NC/DQPd Note: For pins 1, 30, 51, and 80, NC applies to the x32 configuration. DQPn applies to the x36 configuration. 12/23/04, v. 2.2 ® TQFP 14 x 20mm Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A 80 DQPb/NC 79 DQb7 78 DQb6 77 V DDQ 76 V SSQ 75 DQb5 DQb4 74 73 ...
Page 4
... WE signals are sampled on the clock edge that samples ADSC low (and ADSP high). • Master chip enable CE0 blocks ADSP, but not ADSC. The AS7C25512PFS32A/36A family operates from a core 2.5V power supply. These devices are available in a 100-pin TQFP package. TQFP capacitance ...
Page 5
... DESELECT or READ cycle should be given while the SRAM is transitioning out of SNOOZE MODE. PUS 12/23/04, v. 2.2 ® or left floating, device follows interleaved Burst order. When DD is guaranteed after the time t is met. After entering SNOOZE MODE, all inputs except ZZ is SB2 ZZI Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A . The duration of SB2 ...
Page 6
... High Starting Address First Increment Second Increment Third Increment Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A Linear burst address (LBO = ...
Page 7
... Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A CLK Operation Deselect Deselect Deselect Deselect Deselect External Begin read External Begin read ...
Page 8
... DDQ OUT T stg T bias Symbol Min Nominal V 2.375 2 2.375 2.5 DDQ Vss 0 0 Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A Min Max Unit –0.3 +3.6 –0 0.3 DD –0 0.3 DDQ – 1.8 – –65 +150 –65 +135 Max Unit 2.625 V 2.625 ...
Page 9
... Deselected < Max IL Deselected < 0.2V, ≤ 0.2V or ≥ V all V – 0. ≥ V Deselected Max DD ≤ ≥ V all Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A Min Max < < OUT DDQ 1. 1.7* V DDQ -0.3** 0.7 -0.3** 0.7 1.7 – – ...
Page 10
... ADVS t 1.5 – ADSPS t 1.5 – ADSCS t 0.5 – ADVH t 0.5 – ADSPH t 0.5 – ADSCH Conditions Symbol ZZ > SB2 t PDS t PUS t ZZI t RZZI Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A –133 1 Min Max Unit Notes – 133 MHz 7.5 – ns – 3.8 ns – 3 – ns 2,3,4 1.5 – – ns 2,3,4 - 3.8 ns 2,3 ...
Page 11
... ADV inserts wait states HZOE t OH Q(A2) Q(A2Ý01) Q(A2Ý10) Read Burst Burst Suspend Burst Q(A2) Read Read Read Read Q(A 2Ý01 ) Q(A 2Ý10 ) Q(A 2Ý10 ) Q(A 2Ý11 ) Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A Undefined A3 t HZC Q(A2Ý11) Q(A3) Q(A3Ý01) Q(A3Ý10) Read Burst Burst Burst Q(A3) Read Read Read DSEL Q(A 3Ý01 ) Q(A 3Ý10 ) Q(A 3Ý ...
Page 12
... CL ADSC LOADS NEW ADDRESS A2 ADV SUSPENDS BURST D(A2) D(A2Ý01) D(A2Ý01) D(A2Ý10) ADV Suspend Read Suspend Burst Write Q(A2) Write Write D D(A 2Ý01 ) D(A 2Ý01 ) D(A 2Ý10 ) Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A t t ADSCS ADSCH ADVH ADVS D(A2Ý11) D(A3) D(A3Ý01) D(A3Ý10) ADV ...
Page 13
... ADVH ADVS D(A2 HZOE LZOE t LZC Q(A1) Suspend Read Suspend Read Read Q(A2) Write Q(A3) Q(A1) D Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A Q(A3) Q(A3Ý01) Q(A3Ý10) Q(A3Ý11) ADV ADV ADV Burst Burst Burst Read Read Read Q(A 3Ý01 ) Q(A 3Ý10 ) Q(A 3Ý ...
Page 14
... CSS CSH CE0,CE2 CE1 ADV LZOE Q(A1) Dout Din READ READ Q(A1) Q(A2) 12/23/04, v. 2.2 ® t CYC HZOE Q(A2) Q(A3) Q(A4 D(A5) D(A6) READ READ WRITE Q(A3) Q(A4) D(A5) Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A LZOE Q(A8 D(A7) READ WRITE WRITE READ Q(A9) D(A7) D(A6) Q(A8 Q(A9 ...
Page 15
... ZZ I supply S READ USPEND READ Q(A1) Q(A1) 12/23/04, v. 2.2 ® HZC t PUS t PDS ZZ Recovery Cycle ZZ Setup Cycle t ZZI t RZZI I SB2 Sleep State Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A t CYC D(A2) t HZOE D(A2(Ý01)) Normal Operation Mode READ USPEND Q(A2) WRITE TINUE D(A2) WRITE D( Ý01) ...
Page 16
... OUT L 30 pF* Figure B: Output load (A) at any given temperature and voltage. LZC is measured as low if below VIL. CL Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A Thevenin equivalent: +2.5V 319Ω/1667Ω D OUT /2 DDQ 5 pF* 353Ω/1538Ω GND *including scope and jig capacitance ...
Page 17
... Package dimensions 100-pin quad flat pack (TQFP) TQFP Min Max A1 0.05 0.15 A2 1.35 1.45 b 0.22 0.38 c 0.09 0.20 D 13.90 14.10 E 19.90 20.10 e 0.65 nominal Hd 15.85 16.15 He 21.80 22.20 L 0.45 0.75 L1 1.00 nominal α 0° 7° Dimensions in millimeters 12/23/04, v. 2.2 ® Alliance Semiconductor AS7C25512PFS32A AS7C25512PFS36A α ...
Page 18
... Deselect single cycle deselect 6. Organization 32 Production version first production version 8. Clock speed (MHz) 9. Package type TQFP 10. Operating temperature commercial ( 0° 70° C industrial ( -40 ° 85° Lead Free Part 12/23/04, v. 2.2 ® -166 AS7C25512PFS32A-166TQC AS7C25512PFS32A-166TQI AS7C25512PFS36A-166TQC AS7C25512PFS36A-166TQI PF S 32/ ...
Page 19
... Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use. AS7C25512PFS32A AS7C25512PFS36A ® Copyright © Alliance Semiconductor All Rights Reserved Part Number: AS7C25512PFS32A AS7C25512PFS36A Document Version: v. 2.2 ...