CY7C1360C-200BZC Cypress Semiconductor Corporation., CY7C1360C-200BZC Datasheet

CY7C1360C-200BZC

Manufacturer Part Number

CY7C1360C-200BZC

Description

Manufacturer

Cypress Semiconductor Corporation.

Datasheets

1.CY7C1360C-200BZC.pdf (31 pages)

2.CY7C1360C-200BZC.pdf (31 pages)

3.CY7C1360C-200BZC.pdf (31 pages)

Specifications of CY7C1360C-200BZC

Package

QFP

Date_code

09+

Available stocks

Company

Part Number

Manufacturer

Quantity

Price

Company:

HardFindElectronics Ltd

Part Number:

CY7C1360C-200BZC

Manufacturer:

CYPRESS

Quantity:

Current page: 1 of 31
Download datasheet (424Kb)

Cypress Semiconductor Corporation

Document #: 38-05540 Rev. *C

Features

Notes:

Logic Block Diagram – CY7C1360C (256K x 36)

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.

2. CE

• Supports bus operation up to 250 MHz

• Available speed grades are 250, 200, and 166 MHz

• Registered inputs and outputs for pipelined operation

• 3.3V core power supply

• 2.5V/3.3V I/O operation

• Fast clock-to-output times

• Provide high-performance 3-1-1-1 access rate

• User-selectable burst counter supporting Intel

• Separate processor and controller address strobes

• Synchronous self-timed writes

• Asynchronous output enable

• Single Cycle Chip Deselect

• Offered in Lead-Free 100-pin TQFP, 119-ball BGA and

• TQFP Available with 3-Chip Enable and 2-Chip Enable

• IEEE 1149.1 JTAG-Compatible Boundary Scan

• “ZZ” Sleep Mode Option

— 2.8 ns (for 250-MHz device)

— 3.0 ns (for 200-MHz device)

— 3.5 ns (for 166-MHz device)

Pentium

165-Ball fBGA packages

A0, A1, A

is for A version of TQFP (3 Chip Enable option) and 165 fBGA package only. 119 BGA is offered only in 2 Chip Enable.

MODE

ADSC

ADSP

BWE

ADV

CLK

interleaved or linear burst sequences

CONTROL

SLEEP

WRITE REGISTER

BYTE

C ,

BYTE

B ,

D ,

A ,

BYTE

DQP

ENABLE

9-Mbit (256K x 36/512K x 18) Pipelined SRAM

ADDRESS

PIPELINED

CLR

ENABLE

•

COUNTER

BURST

LOGIC

AND

3901 North First Street

[1:0]

PRELIMINARY

WRITE DRIVER

BYTE

C ,

B ,

BYTE

A ,

,DQP

DQP

Functional Description

The CY7C1360C/CY7C1362C SRAM integrates 262,144 x 36

and 524,288 x 18 SRAM cells with advanced synchronous

peripheral circuitry and a two-bit counter for internal burst

operation. All synchronous inputs are gated by registers

controlled by a positive-edge-triggered Clock Input (CLK). The

synchronous inputs include all addresses, all data inputs,

address-pipelining Chip Enable (CE

Enables (CE

and ADV), Write Enables (BW

(GW). Asynchronous inputs include the Output Enable (OE)

and the ZZ pin.

Addresses and chip enables are registered at rising edge of

clock when either Address Strobe Processor (ADSP) or

Address Strobe Controller (ADSC) are active. Subsequent

burst addresses can be internally generated as controlled by

the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip

to initiate a self-timed Write cycle.This part supports Byte Write

operations (see Pin Descriptions and Truth Table for further

details). Write cycles can be one to two or four bytes wide as

controlled by the Byte Write control inputs. GW when active

LOW cause s all bytes to be written.

The CY7C1360C/CY7C1362C operates from a +3.3V core

power supply while all outputs may operate with either a +2.5

or +3.3V supply. All inputs and outputs are JEDEC-standard

JESD8-5-compatible.

MEMORY

ARRAY

•

and CE

San Jose

SENSE

AMPS

[2]

REGISTERS

), Burst Control inputs (ADSC, ADSP,

OUTPUT

CA 95134

[1]

, and BWE), and Global Write

Revised February 23, 2005

OUTPUT

BUFFERS

), depth-expansion Chip

•

REGISTERS

CY7C1360C

CY7C1362C

INPUT

408-943-2600

DQP

D Q s

Related parts for CY7C1360C-200BZC

Related keywords

CY7C1360C-200BZC datasheet
CY7C1360C-200BZC data sheet
CY7C1360C-200BZC pdf datasheet
CY7C1360C-200BZC component
CY7C1360C-200BZC part
CY7C1360C-200BZC distributor
CY7C1360C-200BZC RoHS
CY7C1360C-200BZC datasheet download