MC100LVEL01D ON Semiconductor, MC100LVEL01D Datasheet

no-image

MC100LVEL01D

Manufacturer Part Number
MC100LVEL01D
Description
IC GATE OR/NOR ECL 4INPUT 8SOIC
Manufacturer
ON Semiconductor
Series
100LVELr
Datasheet

Specifications of MC100LVEL01D

Logic Type
NOR/OR Gate
Number Of Circuits
1
Number Of Inputs
4
Schmitt Trigger Input
No
Output Type
Differential
Voltage - Supply
3 V ~ 3.8 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Current - Output High, Low
-
Other names
MC100LVEL01DOS

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC100LVEL01DR2G
Manufacturer:
ON
Quantity:
5 680
Part Number:
MC100LVEL01DR2G
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
MC100LVEL01DTG
Manufacturer:
ON/安森美
Quantity:
20 000
MC100LVEL01
3.3V ECL 4-Input OR/NOR
Description
functionally equivalent to the EL01 device and works from a 3.3 V
supply. With AC performance similar to the EL01 device, the LVEL01
is ideal for low voltage applications which require the ultimate in
AC performance.
Features
© Semiconductor Components Industries, LLC, 2008
August, 2008 − Rev. 4
The MC100LVEL01 is a 4−input OR/NOR gate. The device is
>200 V Machine Model
with V
with V
For Additional Information, see Application Note AND8003/D
Oxygen Index 28 to 34
370 ps Propagation Delay
High Bandwidth Output Transitions
ESD Protection: >2 kV Human Body Model,
The 100 Series Contains Temperature Compensation
PECL Mode Operating Range: V
NECL Mode Operating Range: V
Internal Input Pulldown Resistors
Q Output will Default LOW with All Inputs Open or at V
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
Moisture Sensitivity Level 1
Flammability Rating: UL 94 V−0 @ 0.125 in,
Transistor Count = 83 devices
Pb−Free Packages are Available
EE
EE
= 0 V
= −3.0 V to −3.8 V
CC
CC
= 3.0 V to 3.8 V
= 0 V
EE
1
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
CASE 506AA
CASE 948R
MN SUFFIX
*For additional marking information, refer to
DT SUFFIX
CASE 751
D SUFFIX
TSSOP−8
(Note: Microdot may be in either location)
8
Application Note AND8002/D.
SOIC−8
8
DFN8
ORDERING INFORMATION
1
1
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
M = Date Code
G = Pb−Free Package
http://onsemi.com
Publication Order Number:
DIAGRAMS*
8
1
MARKING
MC100LVEL01/D
8
1
ALYWG
1
KVL01
ALYW
KV01
G
G
4

Related parts for MC100LVEL01D

MC100LVEL01D Summary of contents

Page 1

MC100LVEL01 3.3V ECL 4-Input OR/NOR Description The MC100LVEL01 is a 4−input OR/NOR gate. The device is functionally equivalent to the EL01 device and works from a 3.3 V supply. With AC performance similar to the EL01 device, the LVEL01 is ideal ...

Page 2

Figure 1. Logic Diagram and Pinout Assignment Table 2. MAXIMUM RATINGS Symbol Parameter V PECL Mode Power Supply CC V NECL Mode Power Supply EE V PECL Mode ...

Page 3

Table 3. LVPECL DC CHARACTERISTICS Symbol Characteristic I Power Supply Current EE V Output HIGH Voltage (Note Output LOW Voltage (Note Input HIGH Voltage IH V Input LOW Voltage IL I Input HIGH Current ...

Page 4

... Application Note AND8020/D − Termination of ECL Logic Devices.) ORDERING INFORMATION Device MC100LVEL01D MC100LVEL01DG MC100LVEL01DR2 MC100LVEL01DR2G MC100LVEL01DT MC100LVEL01DTG MC100LVEL01DTR2 MC100LVEL01DTR2G MC100LVEL01MNR4 MC100LVEL01MNR4G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. Resource Reference of Application Notes ...

Page 5

... G C SEATING PLANE −Z− 0.25 (0.010 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−8 NB CASE 751−07 ISSUE 0.10 (0.004 SOLDERING FOOTPRINT* 1 ...

Page 6

K 8x REF 0.10 (0.004) 0.15 (0.006 L −U− PIN 1 IDENT 0.15 (0.006 −V− C 0.10 (0.004) D −T− G SEATING PLANE PACKAGE DIMENSIONS TSSOP−8 ...

Page 7

... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...

Related keywords