SPT9689BCU CADEKA [Cadeka Microcircuits LLC.], SPT9689BCU Datasheet - Page 6
![no-image](/images/no-image-200.jpg)
SPT9689BCU
Manufacturer Part Number
SPT9689BCU
Description
DUAL ULTRAFAST VOLTAGE COMPARATOR
Manufacturer
CADEKA [Cadeka Microcircuits LLC.]
Datasheet
1.SPT9689BCU.pdf
(8 pages)
TYPICAL INTERFACE CIRCUIT
The typical interface circuit using the comparator is shown
in figure 3. Although it needs few external components
and is easy to apply, there are several conditions that
should be noted to achieve optimal performance. The very
high operating speeds of the comparator require careful
layout, decoupling of supplies, and proper design of trans-
mission lines.
Since the SPT9689 comparator is a very high-frequency
and high-gain device, certain layout rules must be fol-
lowed to avoid oscillations. The comparator should be
soldered to the board with component lead lengths kept
as short as possible. A ground plane should be used while
the input impedance to the part is kept as low as possible
Figure 3 – SPT9689 Typical Interface Circuit
+
W
W
10 F
6
to decrease parasitic feedback. If the output board traces
are longer than approximately half an inch, microstripline
techniques must be employed to prevent ringing on the
output waveform. Also, the microstriplines must be termi-
nated at the far end with the characteristic impedance of
the line to prevent reflections. Both supply voltage pins
should be decoupled with high-frequency capacitors as
close to the device as possible. All ground pins and no
connects should be soldered to a common ground plane
to further improve noise immunity. If using the SPT9689
as a single comparator, the outputs of the inactive com-
parator can be grounded, left open, or terminated with
50 ohms to –2 V. All outputs on the active comparator,
whether used or unused, should have identical termina-
tions to minimize ground current switching transients.
Figure 4 – SPT9689 Typical Interface Circuit
with Hysteresis
+
W
W
W
SPT9689
W
2/20/01