ZL30100QDC ZARLINK [Zarlink Semiconductor Inc], ZL30100QDC Datasheet
ZL30100QDC
Available stocks
Related parts for ZL30100QDC
ZL30100QDC Summary of contents
Page 1
... State Machine RST MODE_SEL1:0 HMS Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2004, Zarlink Semiconductor Inc. All Rights Reserved. ZL30100QDC Applications • Synchronization and timing control for multi-trunk DS1/E1 systems such as DSLAMs, gateways and PBXs • ...
Page 2
Description The ZL30100 T1/E1 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization for multi-trunk T1 and E1 transmission equipment. The ZL30100 generates ST-BUS and other TDM clock and framing signals that are phase locked to ...
Page 3
Change Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
Figure 1 - Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 5
Changes Summary Changes from June 2004 Issue to September 2004 Issue. Page, section, figure and table numbers refer to this issue. Page Item 1 Text 6 Figure 2 7 Table “Pin Description“ 10 Section 3.2 15 Section 3.4 19 ...
Page 6
Physical Description 2.1 Pin Connections F4/F65o F16o AGND IC REF_SEL NC REF0 NC REF1 NC IC OOR_SEL TIE_CLR BW_SEL Figure 2 - Pin Connections (64 pin TQFP, please see Note 1) Note 1: The ZL30100 uses ...
Page 7
Pin Description Pin Description Pin # Name 1 GND Ground Positive Supply Voltage. +1.8 V CORE 3 LOCK Lock Indicator (Output). This output goes to a logic high when the PLL is frequency locked to ...
Page 8
Pin Description (continued) Pin # Name 19 RST Reset (Input). A logic low at this input resets the device. On power up, the RST pin must be held low for a minimum of 300 ns after the power supply pins ...
Page 9
Pin Description (continued) Pin # Name 43 C8/C32o Clock 8.192 MHz or 32.768 MHz (Output). This output is used for ST-BUS and GCI operation at 8.192 Mbps or for operation with a 32.768 MHz clock. The output frequency is selected ...
Page 10
Pin Description (continued) Pin # Name 59 IC Internal Connection. Connect this pin to ground. 60 OOR_SEL Out Of Range Selection (Input). This pin selects the out of range reference rejection limits, see Table 1 on page 16 ...
Page 11
Reference Frequency Detector Precise Frequency REF0 / Monitor REF1 Coarse Frequency Monitor Single Cycle Monitor Exceeding the thresholds of any of the monitors forces the corresponding REF_FAIL pin to go high. The single cycle and coarse frequency failure flags force ...
Page 12
C20 Clock Accuracy 0 ppm +32 ppm -32 ppm -200 C20: 20 MHz master clock on OSCi Figure 5 - DS1 Mode Out-of-Range Limits (OOR_SEL=0) C20 Clock Accuracy 0 ppm +50 ppm -50 ppm -180 -200 C20: 20 MHz master ...
Page 13
The delay value can be reset by setting the TIE corrector circuit Clear pin (TIE_CLR) low for at least 15 ns. This results in a phase alignment between the input reference signal and the output clocks and frame pulses as ...
Page 14
HMS = 0 Normal mode REF Output Clock Phase drift in Holdover mode REF Output Clock Return to Normal mode REF Output Clock TIE_CLR=0 REF Output Clock Figure 8 - Timing Diagram of Hitless Mode Switching Examples: HMS=1: When 10 ...
Page 15
Holdover mode to the Normal mode when a new TIE corrector value is calculated. HMS=0: When the same ten Normal to Holdover to Normal mode changes occur ...
Page 16
In Normal mode, the DCO provides an output signal which is frequency and phase locked to the selected input reference signal. In Holdover mode, the DCO is free running at a frequency equal to the frequency that the DCO was ...
Page 17
Loop Filter Selection The loop filter settings can be selected through the BW_SEL pin, see Table 2. BW_SEL Detected REF Frequency 1.544 MHz, 2.048 MHz, 8.192 MHz, 16.384 MHz 4.3 Output Clock and Frame Pulse Selection ...
Page 18
Holdover Mode Holdover mode is typically used for short durations while network synchronization is temporarily disrupted. In Holdover mode, the ZL30100 provides timing and synchronization signals, which are not locked to an external reference signal, but are based on ...
Page 19
RST (HOLDOVER=1) REF_DIS=1: Current selected reference disrupted (see Figure 3). This is an internal signal. REF_CH= 1: Reference change, a change in the REF_SEL pin. This is an internal signal. 4.5 Reference Selection The active reference input (REF0, REF1) is ...
Page 20
REF_SEL LOCK Note: LOCK pin behaviour depends on phase and frequency offset of REF1. Figure 11 - Reference Switching in Normal Mode 5.0 Measures of Performance The following are some PLL performance indicators and their corresponding definitions. 5.1 Jitter Timing ...
Page 21
Frequency Accuracy Frequency accuracy is defined as the absolute accuracy of an output clock signal when it is not locked to an external reference, but is operating in a free running mode. 5.6 Holdover Accuracy Holdover accuracy is defined ...
Page 22
The presence of input jitter makes it difficult to define when the PLL is locked as it may not be able to align its output to the input within the required phase distance, dependent on the ...
Page 23
Master Clock The ZL30100 can use either a clock or crystal as the master timing source. Zarlink application note ZLAN-68 lists a number of applicable oscillators and crystals that can be used with the ZL30100. 6.2.1 Clock Oscillator When ...
Page 24
The crystal should be a fundamental mode type - not an overtone. The fundamental mode crystal permits a simpler oscillator circuit with no additional filter components and is less likely to generate spurious responses. A typical crystal oscillator specification and ...
Page 25
Reset Circuit A simple power up reset circuit with about a 60 µs reset low time is shown in Figure 15. Resistor R only and limits current into the RST pin during power down conditions. The reset low time ...
Page 26
Characteristics 7.1 AC and DC Electrical Characteristics Absolute Maximum Ratings* Parameter 1 Supply voltage 2 Core supply voltage 3 Voltage on any digital pin 4 Voltage on OSCi and OSCo pin 5 Current on any pin 6 Storage temperature ...
Page 27
DC Electrical Characteristics* Characteristics 1 Supply current with: OSCi = OSCi = Clock, OUT_SEL=0 3 OSCi = Clock, OUT_SEL=1 4 Core supply current with: OSCi = OSCi = Clock 6 Schmitt trigger Low to ...
Page 28
AC Electrical Characteristics* - Input timing for REF0 and REF1 references (see Figure 17) Characteristics 1 8 kHz reference period 2 1.544 MHz reference period 3 2.048 MHz reference period 4 8.192 MHz reference period 5 16.384 MHz reference period ...
Page 29
AC Electrical Characteristics* - Output Timing (see Figure 18) Characteristics 1 C1.5o pulse width low 2 C1.5o delay 3 C2o pulse width low 4 C2o delay 5 F4o pulse width low 6 F4o delay 7 C4o pulse width low 8 ...
Page 30
C1.5o C2o F4o C4o F8o C8o F16o C16o F32o C32o F65o C65o F32o, C32o, F65o and C65o are drawn on a larger scale than the other waveforms in this diagram. Figure 18 - Output Timing Referenced to F8/F32o ZL30100 t ...
Page 31
AC Electrical Characteristics* - OSCi 20 MHz Master Clock Input Characteristics 1 Oscillator tolerance 2 3 Duty cycle 4 Rise time 5 Fall time * Supply voltage and operating temperature are as per Recommended Operating Conditions. 7.2 Performance Characteristics Performance ...
Page 32
Performance Characteristics*: Output Jitter Generation - ANSI T1.403 Conformance Signal measurement DS1 Interface 1 8 kHz to 40 kHz C1.5o (1.544 MHz kHz * Supply voltage and operating temperature are as per Recommended Operating Conditions. ...
Page 33
Zarlink Semiconductor 2002 All rights reserved. ISSUE ACN DATE APPRD. Package Code Previous package codes ...
Page 34
For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in ...