ZL50030GAC ZARLINK [Zarlink Semiconductor Inc], ZL50030GAC Datasheet
ZL50030GAC
Available stocks
Related parts for ZL50030GAC
ZL50030GAC Summary of contents
Page 1
... Copyright 2004-2005, Zarlink Semiconductor Inc. All Rights Reserved. Flexible Channel Digital Switch with H.110 Interface and Local Switch Ordering Information ZL50030GAC -40°C to +85°C • Pseudo-Random Binary Sequence (PRBS) pattern generation and testing for backplane and local streams • ...
Page 2
The ZL50030 supports all three of the H.110 specification required clocking modes: Primary Master, Secondary Master and Slave. Backplane BSTio0 Interface S/P & P/S Converter BSTio31 C20i APLL RESET ZL50030 DD5V DD SS Backplane Data Memory (4,096 ...
Page 3
Changes Summary The following table captures the changes from the March 2004 issue. Page Item 27, 47 Section 17.2 and Table 20 49 Table 21 29, 30 Section 17.7 and Section 18.1 57 “AC Electrical Characteristics† - Output Frame Pulse ...
Page 4
Pinout Diagram (as viewed through top of package BSTio BSTio BSTio BSTio A BSTio BSTio BSTio BSTio BSTio BSTio BSTio BSTio BSTio C NC ...
Page 5
Pin Description PBGA Name Ball Number E7, E8, E9, E10 E11, E12, F6, F11, F12, G12, H5, H12, J5, J12, K5, K12, L5, L6, L7, L10, L11, L12, M5, M12 E5, E6, F5 DD5V F7, F8, ...
Page 6
Pin Description (continued) PBGA Name Ball Number A15, A16, B12, LSTio4 - 7 B13 B14, D16, D15, LSTio8 - 11 B15 B16, C14, C15, LSTio12 - 15 Group 3 Local Serial Bi-directional Streams Tolerant I/Os). ...
Page 7
Pin Description (continued) PBGA Name Ball Number M16 CTREF2 R15, R16, T16, LREF0 - 3 T15 N15 NREFo N14 PRI_LOS P13 SEC_LOS P14 FAIL_PRI T14 FAIL_SEC T11 C32/64o R14 C1M5o P16 ST_FPo0 N16 ST_CKo0 T8 ST_FPo1 P10 ST_CKo1 M3 CS ...
Page 8
Pin Description (continued) PBGA Name Ball Number R5, P5, T4, T3 A13 T2, T1, R4, R3, R2, R1, P4, P3, P2, P1 M2, M1, L3, L1 D15 L2, K2, K3, K1, J1, H1, J2, J3, G1, ...
Page 9
Device Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 10
Holdover Frequency Stability ...
Page 11
Figure 1 - Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 12
Table 1 - Mode Selection for Backplane Streams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 13
Device Overview The ZL50030 can switch up to 4,096 × 2,048 channels while providing a rate conversion capability designed to switch 64 kbps PCM kbps data between the backplane and local switching applications. ...
Page 14
FRAME_A_io, FRAME_B_io (CT Frame) C8_A_io, C8_B_io 8.192 MHz Ch 255 BSTio (16 Mbps mode) Figure 3 - ST-BUS Timing for 16 Mbps Backplane Data Streams 4.0 Switching Configuration The device has ...
Page 15
DMS Register Bits LG01 LG00 Table 2 - Mode Selection for Local LSTio0 - 3 Streams, Group 0 DMS Register Bits LG11 LG10 Table ...
Page 16
Local Input Delay Selection The local input delay selection allows individual local input streams to be aligned and shifted against the input frame pulse (FRAME_A_io or FRAME_B_io). This feature compensates for the variable path delays in the local interface. ...
Page 17
BBPD2 BBPD1 BBPD0 LBPD2 LBPD1 LBPD0 0 Figure 4 - Block Programming Data in the Connection Memories 9.0 Delay Through the ZL50030 The switching of information from the input ...
Page 18
Microprocessor Interface The ZL50030 provides a parallel microprocessor interface for non-multiplexed bus structures. This interface is compatible with Motorola non-multiplexed bus structures. The required microprocessor signals are the 16-bit data bus (D15-D0), 14-bit address bus (A13-A0) and 4 control ...
Page 19
A13 - A0 0027 H 0028 H 0029 H 002A H 002B H 002C H 002D H 002E H Table 6 - Address Map For Internal Registers (A13 = 0) (continued) If A13 is high, the remaining address input lines ...
Page 20
A13 Stream Address (ST0-31) (Note 1) A12 A11 A10 ...
Page 21
In the switching mode, the contents of the local connection memory stream address bits (LSAB4-0) and the channel address bits (LCAB7-0) define the source information (stream and channel) of the time slot that will be switched to the local LSTio ...
Page 22
LREF0-3 PRIMARY MASTER Network Ref (8 kHz / T1 / E1) Figure 5 - Typical Timing Control Configuration 15.1.1 Primary Master Mode In the Primary Master Mode, the ZL50030 drives the “A Clocks” (C8_A_io and FRAME_A_io), by locking to the ...
Page 23
Slave Mode In the Slave Mode, the ZL50030 is phase locked to the “A Clocks”. If the “A Clocks” become unreliable, the device goes to stable Holdover Mode until it makes a Stratum 4 Enhanced compatible switch to the ...
Page 24
Reference Select and Frequency Mode MUX Circuits The DPLL accepts two simultaneous reference input signals and operates on their rising edges. Either the primary reference (PRI_REF) signal or the secondary reference (SEC_REF) signal can be selected to be the ...
Page 25
For all other reference frequencies (8 kHz, 1.544 MHz and 2.048 MHz), the following checks are performed: • For all references, the “minimum 90 ns” check is done. This is required by the H.110 specifications - both low level and ...
Page 26
Modes of Operation The DPLL can operate in two main modes: Normal and Holdover Mode. Each of these modes has two states: primary or secondary state. The state depends on which reference is currently selected as the preferred reference, ...
Page 27
Phase Locked Loop (PLL) Circuit As shown in Figure 8, "Block Diagram of the PLL Module" on page 27, the PLL module consists of a Skew Control, Maximum Time Interval Error (MTIE), Phase Detector, Phase Offset Adder, Phase Slope ...
Page 28
During a reference switch, the State Machine module first changes the mode of the DPLL from the Normal to the Holdover Mode. In the Holdover Mode, the DPLL no longer uses the virtual reference signal, but generates very accurate outputs ...
Page 29
Loop Filter The Loop Filter circuit gives frequency offset to the DCO circuit, based on the phase difference between the input and the feedback reference similar to a first order low pass filter, with two positions for ...
Page 30
When the reference frequency is either 2.048 MHz or 1.544 MHz, the CT_FRAME randomly defines the output frame boundary, always keeping the described relation to the CT_C8 clock. • When the reference frequency is 8.192 MHz, the output frame ...
Page 31
What is the T1 and E1 output jitter when the T1 input jitter is 20 U.I. (T1 U.I. Units) and the jitter attenuation is 18 dB, for a given jittering frequency? OutputT1 OutputT1 OutputE1 Using the method ...
Page 32
Figure 11 - Detailed DPLL Jitter Transfer Function Diagram 18.4 Frequency Accuracy Frequency accuracy is defined as the absolute tolerance of an output clock signal when the DPLL is not locked to an external reference, but is operating in the ...
Page 33
Phase Slope The phase slope or the phase alignment speed is the rate at which a given signal changes phase with respect to an ideal signal. The given signal is typically the output signal. The ideal signal is of ...
Page 34
JTAG Support The ZL50030 JTAG interface conforms to the Boundary-Scan IEEE1149.1 standard. The operation of the boundary-scan circuitry is controlled by an external Test Access Port (TAP) Controller. 20.1 Test Access Port (TAP) The Test Access Port (TAP) accesses ...
Page 35
BSDL A BSDL (Boundary Scan Description Language) file is available from Zarlink Semiconductor to aid in the use of the IEEE 1149.1 test interface. 21.0 Register Descriptions Read/Write Address: 0000 H Reset Value: 0000 ...
Page 36
Bit Name 3 MBP Memory Block Programming: When this bit is high, the connection memory block programming feature is ready for the programming of bit 13 to bit 15 of the backplane connection memory and local connection memory. When it ...
Page 37
Bit Name 7-6 LG21-20 Local Group 2 Mode Select: These two bits refer to different switching modes for group 2 (LSTio8-11) of the local interface. LG21 5 Unused Reserved. In normal functional mode, this bit MUST be set to zero. ...
Page 38
Bit Name 8-6 BBPD2-0 Backplane Block Programming Data Bits: These bits carry the value to be loaded into the backplane connection memory block whenever the Memory Block Programming feature is activated. After the MBP bit in the Control Register is ...
Page 39
Name LIDn4-0 Local Input Delay Bits These five bits define how long the serial interface receiver (See Note 1) takes to recognize and to store bit 0 from the LSTio input pins: e.g., to start a new ...
Page 40
ST_FPo0/1 input data input data input data input data input data input data Note: The data is by default sampled at the 3/4 bit point. Figure 12 - Local Input Bit Delay Timing ZL50030 bit7 bit7 bit7 bit7 bit7 bit7 ...
Page 41
Read/Write Addresses: 001C H 001E H Reset value: 0000 BOAR0 BOA BOA BOA BOA BOAR1 BOA BOA BOA BOA 151 150 141 140 BOAR2 BOA BOA BOA BOA 231 230 221 ...
Page 42
Read/Write Addresses: Reset value LOAR0 LOA LOA LOA LOA LOA LOAR1 LOA LOA LOA LOA LOA 151 150 141 140 131 Name LOAn1-0 Local Output Advancement Bits 1-0: These two ...
Page 43
Read/Write Address: 0027 H Reset Value: 0000 LBS LBS A3 A2 Bit Name Unused Reserved. In normal functional mode, these bits MUST be set to zero. ...
Page 44
Read Address: 002A H Reset Value: 0000 BBER BBER BBER BBER BBER Bit Name BBER15 -0 Backplane Bit Error Rate Count Bits: These bits refer to ...
Page 45
Read/Write Address: 002B H Reset Value: 0000 CNEN BEN AEN RPS FS1 Bit Name FP1 - 0 PRI_REF Frequency Selection Bits: These bits are used to select different clock frequencies for ...
Page 46
Read/Write Address: 002B H Reset Value: 0000 CNEN BEN AEN RPS FS1 Bit Name SP3 - 0 Primary Clock Reference Input Selection Bits: These bits are used to select primary reference ...
Page 47
Read/Write Address: 002C r H Reset Value: 0000 HRST MRST Bit Name Unused Reserved. In normal functional mode, these bits MUST be set to zero. 11 ...
Page 48
Bit Name 4 -3 DIV1 - 0 Divider Bits: These two bits define the relationship between the input reference and the NREFo output. DIV1 Reserved Reserved. In normal functional mode, this bit MUST be set ...
Page 49
Primary Master Bit BEN (bit 14 Monitor “B Clocks” AEN (bit 13 Drive “A Clocks” RPS (bit 12 Preferred reference is PRI_REF FS1 kHz (bits 11-10 1.544 MHz Frequency ...
Page 50
Read/Write Address: 002D H Reset Value: 0000 POS POS POS POS POS Bit Name POS6 - 0 Phase Offset Bits: These seven bits refer to the ...
Page 51
BTM BTM BTM BSAB BSAB Bit Name 15 -13 BTM2 - 0 Throughput Delay and Message Control Bits: These three bits control the backplane CT-Bus input or output. BTM2-0 000 ...
Page 52
Source Data Rate Source Stream 2 Mbps LSTio0-15 4 Mbps LSTio0-15 8 Mbps LSTio0-15 Table 25 - BSAB and BCAB Bits Usage when Source Stream is from the Local Port Source Data Rate Source Stream 8 Mbps BSTio0-31 16 Mbps ...
Page 53
LTM LTM LTM LSAB LSAB Bit Name 15 -13 LTM2 - 0 Throughput Delay and Message Channel Control Bits: These three bits control the local ST-BUS output. LTM2-0 000 001 ...
Page 54
Source Data Rate Source Stream 8 Mbps BSTio0-31 16 Mbps BSTio0-15 Table 28 - LSAB and LCAB Bits Usage when Source Stream is from the Backplane Port Source Data Rate Source Stream 2 Mbps LSTi0-15 4 Mbps LSTio0-15 8 Mbps ...
Page 55
DC/AC Electrical Characteristics Absolute Maximum Ratings* Parameter 1 Supply Voltage 2 BSTio Bias Voltage 3 Input Voltage 4 Output Voltage 5 Package power dissipation 6 Storage temperature * Exceeding these values may cause permanent damage. Functional operation under these ...
Page 56
AC Electrical Characteristics - Timing Parameter Measurement Voltage Levels Characteristics 1 CMOS Threshold 2 Rise/Fall Threshold Voltage High 3 Rise/Fall Threshold Voltage Low † AC Electrical Characteristics - Input Frame Pulse and Input Clock Timing Characteristic 1 FRAME_A_io, FRAME_B_io Input ...
Page 57
AC Electrical Characteristics - Output Frame Pulse and Output Clock Timing Characteristic 1 Backplane Frame Boundary Offset 2 FRAME_A_io, FRAME_B_io Output Pulse Width 3 Delay from FRAME_A_io, FRAME_B_io output falling edge to C8_a_io,C8_B_io output rising edge 4 Delay from ...
Page 58
Backplane Frame Boundary FRAME_A_io, FRAME_B_io (OUTPUT) t C8MH C8_A_io, C8_B_io (OUTPUT) t C32ML C32/64o (32.768 MHz C64ML C64MH C32/64o (65.536 MHz) Figure 16 - Backplane Frame Pulse Output and Clock Output Timing Diagram (in Primary Master † AC ...
Page 59
AC Electrical Characteristics - Reference Input Timing Characteristic 1 CTREF1, CTREF2, LREF0-3 Period 2 CTREF1, CTREF2, LREF0-3 High Time 3 CTREF1, CTREF2, LREF0-3 Low Time 4 CTREF1, CTREF2, LREF0-3 Rise/Fall Time 5 CTREF1, CTREF2, LREF0-3 Period 6 CTREF1, CTREF2, ...
Page 60
CTREF1, CTREF2, LREF0-3 (1.544 MHz) Figure 20 - Reference Input Timing Diagram when the input frequency = 1.544 Hz † AC Electrical Characteristics - Reference Output Timing Characteristic 1 NREFo Output Delay Time 2 NREFo Clock Period 3 NREFo Clock ...
Page 61
LREF0-3 (1.544 MHz) t ROD NREFo (1.544 MHz) Figure 23 - Reference Input Timing Diagram when (DIV1, DIV0 DOM2 Register LREF0-3 t (2.048 MHz) ROD t R8KO2L NREFo (8 kHz) t rREF Figure 24 - Reference ...
Page 62
Backplane Frame Boundary ST_FPo0/1 ST_CKo0/1 (4.096 MHz) Figure 26 - Local Clock Timing Diagram when ST_CKo0/1 frequency = 4.096 MHz † AC Electrical Characteristics - Local Frame Pulse and Clock Timing, Characteristic 1 Local Frame Boundary Offset 2 ST_FPo0/1 Width ...
Page 63
Backplane Frame Boundary ST_FPo0/1 t CL8 ST_CKo0/1 (8.192 MHz) Figure 27 - Local Clock Timing Diagram when ST_CKo0/1 frequency = 8.192 MHz † AC Electrical Characteristics - Local Frame Pulse and Clock Timing, Characteristic 1 Local Frame Boundary Offset 2 ...
Page 64
Backplane Frame Boundary ST_FPo0/1 t CL16 ST_CKo0/1 (16.384 MHz) Figure 28 - Local Clock Timing Diagram when ST_CKo frequency = 16.384 MHz AC Electrical Characteristics†- C1M5o Output Clock Timing Characteristic 1 C1M5o Period 2 C1M5o High Time 3 C1M5o Low ...
Page 65
AC Electrical Characteristics - Backplane Serial Streams with Data Rate of 8 Mbps Characteristic 1 BSTio0-31 Input Data Sample Point 2 BSTio0-31 Input Setup Time 3 BSTio0-31 Input Hold Time 4 BSTio0-31 Output Delay Active to Active 5 Per ...
Page 66
FRAME_A_io, FRAME_B_io C8_A_io, C8_B_io (8.192 MHz) BSTio (16 Mbps) Bit 3 Bit 2 Backplane input Ch255 Ch255 BSTio (16 Mbps) Bit 3 Backplane output Ch255 Figure 31 - Backplane Serial Stream Timing when the Data Rate is 16 Mbps † ...
Page 67
AC Electrical Characteristics - Local Serial Stream Input Timing Characteristic 1 LSTio Input Data Sample Point @2.048 Mbps @4.096 Mbps @8.192 Mbps 2 LSTio Setup Time @2.048 Mbps @4.096 Mbps @8.192 Mbps 3 LSTio Hold Time @2.048 Mbps @4.096 ...
Page 68
AC Electrical Characteristics - Local and Backplane Tristate Timing Characteristic 1 LSTio/BSTio Delay - Active to High-Z - High-Z to Active 2.048 Mbps (local) 4.096 Mbps (local) 8.192 Mbps (local) 8.192 Mbps (backplane) 16.384 Mbps (backplane) 2 Output Driver ...
Page 69
C8_A_io C8_B_io LSTio/BSTio LSTio/BSTio Figure 35 - Serial Output and External Control LSTio/BSTio (Output) † AC Electrical Characteristics - Motorola Non-Multiplexed Bus Mode Characteristics 1 CS setup from DS falling 2 R/W setup from DS falling 3 Address setup from ...
Page 70
DS CS R/W A0-A13 D0-D15 READ D0-D15 WRITE DTA Figure 37 - Motorola Non-Multiplexed Bus Timing † AC Electrical Characteristics - JTAG Test Port and Reset Pin Timing Characteristic 1 TCK Clock Period 2 TCK Clock Pulse Width High 3 ...
Page 71
TCK t TMSS TMS t TDIS TDi TDo TRST Reset 23.0 Trademarks ® CompactPCI is a registered trademark of PICMG-PCI Industrial Computer Manufacturers Group, Inc. ZL50030 t t TCKL TCKH t TCKP t TMSH t TDIH Figure 38 - JTAG ...
Page 72
Zarlink Semiconductor 2003 All rights reserved ISSUE ACN 23Sept03 DATE APPRD. Package Code Previous package codes ...
Page 73
For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in ...