LH532100B SHARP [Sharp Electrionic Components], LH532100B Datasheet

no-image

LH532100B

Manufacturer Part Number
LH532100B
Description
CMOS 2M (256K x 8) MROM
Manufacturer
SHARP [Sharp Electrionic Components]
Datasheet
LH532100B
FEATURES
262,144 words
Access time: 150 ns (MAX.)
Low-power consumption:
Static operation
Mask-programmable OE/OE and
OE
TTL compatible I/O
Three-state outputs
Single +5 V power supply
Packages:
JEDEC standard EPROM pinout (DIP)
Operating: 275 mW (MAX.)
Standby: 550 W (MAX.)
32-pin, 600-mil DIP
32-pin, 525-mil SOP
32-pin, 450-mil QFJ (PLCC)
32-pin, 8
32-pin, 400-mil TSOP (Type II)
1
/OE
1
/DC
20 mm
8 bit organization
2
TSOP (Type I)
DESCRIPTION
ROM organized as 262,144
using silicon-gate CMOS process technology.
PIN CONNECTIONS
The LH532100B is a 2M-bit mask-programmable
32-PIN QFJ
32-PIN DIP
32-PIN SOP
Figure 1. Pin Connections for DIP and
OE/OE
Figure 2. Pin Connections QFJ
A
A
A
CE
A
D
A
A
10
13
14
11
OE
7
9
8
1
CMOS 2M (256K
/OE
21
22
23
24
25
26
27
28
29
GND
1
30 31 32
(PLCC) Package
/DC
20
A
A
A
SOP Packages
A
A
A
A
D
D
A
A
A
D
A
16
15
12
7
2
6
5
4
3
0
0
2
1
1
19
10
12
13
14
15
16
11
2
3
4
5
6
7
8
9
1
18
17
1
16 15 14
2
8 bits. It is fabricated
32
28
26
24
20
18
30
29
27
25
23
22
19
17
21
31
3
V
DC
A
A
OE/OE
A
CE
D
D
D
D
D
A
A
A
A
4
CC
17
14
13
8
9
11
10
7
6
5
4
3
13
12
10
11
9
8
7
6
5
TOP VIEW
8) MROM
TOP VIEW
D
A
A
A
A
A
A
A
A
532100B-1
6
7
532100B-7
0
1
2
3
4
5
0
1

Related parts for LH532100B

LH532100B Summary of contents

Page 1

... QFJ (PLCC) 2 32-pin TSOP (Type I) 32-pin, 400-mil TSOP (Type II) JEDEC standard EPROM pinout (DIP) CMOS 2M (256K DESCRIPTION The LH532100B is a 2M-bit mask-programmable ROM organized as 262,144 8 bits fabricated using silicon-gate CMOS process technology. PIN CONNECTIONS 32-PIN DIP 32-PIN SOP OE /OE ...

Page 2

... LH532100B 32-PIN TSOP (Type /OE / Figure 3. Pin Connections for TSOP (Type I) Package 2 TOP VIEW 32-PIN TSOP (Type II) ...

Page 3

... Non selected L L/H X Non selected L X L/H Non selected L H/L H/L NOTE TIMING GENERATOR GND Figure 5. LH532100B Block Diagram NOTE SIGNAL OE /OE / GND 1 MODE D – D SUPPLY CURRENT 0 7 High-Z Standby (I High-Z Operating (I High-Z Operating (I Selected D Operating (I ...

Page 4

... LH532100B ABSOLUTE MAXIMUM RATINGS PARAMETER SYMBOL Supply voltage V CC Input voltage V IN Output voltage V OUT Operating temperature Topr Storage temperature Tstg RECOMMENDED OPERATING CONDITIONS (T PARAMETER SYMBOL MIN. Supply voltage V 4 CHARACTERISTICS (V CC PARAMETER SYMBOL Input ‘Low’ voltage V IL Input ‘High’ voltage ...

Page 5

... GND pin OE/OE 1 OE/ NOTE: The output data becomes valid when the last intervals have concluded. AA ACE (NOTE) t ACE (NOTE (NOTE) DATA VALID Figure 6. Timing Diagram LH532100B t CHZ t OHZ t OH 532100B-5 5 ...

Page 6

... LH532100B PACKAGE DIAGRAMS 32DIP (DIP032-P-0600 41.30 [1.626] 40.70 [1.602] 2.54 [0.100] 0.60 [0.024] TYP. 0.40 [0.016] MAXIMUM LIMIT DIMENSIONS IN MM [INCHES] MINIMUM LIMIT 32SOP (SOP032-P-0525) 0.50 [0.020] 0.30 [0.012 20.80 [0.819] 20.40 [0.803] MAXIMUM LIMIT DIMENSIONS IN MM [INCHES] MINIMUM LIMIT 6 17 13.45 [0.530] 12.95 [0.510] 16 4.50 [0.177] 4.00 [0.157] 5.20 [0.205] 5 ...

Page 7

... MAX. 0.20 [0.008] 0.425 [0.017] 0.00 [0.000] 2 32-pin TSOP (Type I) TYP. 17 10.40 [0.409] 12.30 [0.484] 10.00 [0.394] 11.30 [0.445] 16 0.15 [0.006] 1.10 [0.043] 0.90 [0.035] 1.20 [0.047] MAX. 0.4375 [0.017] 0.20 [0.008] 0.00 [0.000] 32-pin, 400-mil TSOP (Type II) LH532100B 19.00 [0.748] 0.20 [0.008] 0.10 [0.004] 32TSOP 11.00 [0.433] 10.60 [0.417] 0.20 [0.008] 0.10 [0.004] 32TSOP400 7 ...

Page 8

... TYP. 13.50 [0.531] 12.70 [0.500] MAXIMUM LIMIT DIMENSIONS IN MM (INCHES) MINIMUM LIMIT ORDERING INFORMATION LH532100B X Device Type Package Example: LH532100BD (CMOS 2M (256K x 8) Mask-Programmable ROM, 32-pin, 600-mil DIP 11.40 [0.449 0.25 [0.010] 1.20 [0.047] 1.20 [0.047] 2.30 [0.091] 0.56 [0.022] 0.36 [0.014] 32-pin, 450-mil QFJ (PLCC) ...

Related keywords