AX88170L ASIX [ASIX Electronics Corporation], AX88170L Datasheet - Page 8

no-image

AX88170L

Manufacturer Part Number
AX88170L
Description
USB to Fast Ethernet/HomePNA Controller
Manufacturer
ASIX [ASIX Electronics Corporation]
Datasheet
TXD[3:0]
TX_CLK
MDC
MDIO
Tab – 3 MII interface signals group (MAC mode)
2.3b MII interface signals group (PHY mode)
When /S_RMII=1 and /S_MAC=1
RXD[3:0]
CRS
RX_DV
RX_ER
RX_CLK
COL
TX_EN
TXD[3:0]
TX_CLK
Tab – 4 MII interface signals group (PHY mode)
SIGNAL
SIGNAL
AX88170
I/O/PU
TYPE
TYPE
I/PD
I/PU
O
O
O
O
O
O
O
O
O
I
PIN NO.
PIN NO.
21, 20
19, 18
29, 28
27, 26
21, 20
19, 18
16
12
14
15
32
31
24
13
22
16
nibbles on TXD [3:0] for transmission.
Transmit Data: TXD[3:0] is transition synchronously with respect to the
rising edge of TX_CLK. For each TX_CLK period in which TX_EN is
asserted ,TXD[3:0] are accepted for transmission by the PHY.
Transmit Clock: TX_CLK is a continuous clock from PHY. It provides the
timing reference for the transfer of the TX_EN and TXD[3:0] signals from
the MII port to the PHY.
Station Management Data Clock: The timing reference for MDIO. All data
transfers on MDIO are synchronized to the rising edge of this clock. MDC
is a 2.5MHz frequency clock output.
Station Management Data Input/Output: Serial data input/output transfers
from/to the PHYs. The transfer protocol conforms to the IEEE 802.3u MII
specification.
Receive Data: Basically RXD[3:0] is transformed from TXD[3:0] of MAC
mode of MII interface.
Carrier Sense: Basically CRS is transformed from TX_EN of MAC mode of
MII interface.
Receive Data Valid: Basically RX_DV is transformed from TX_EN of MAC
mode of MII interface.
Receive Error: No used
Receive Clock: Basically RX_CLK is sourced from internal 25MHz local
clock.
Collision: this signal is generated by internal logic when collision is
detected.
Transmit Enable: Basically TX_EN is simulation from RX_DV of MAC
mode of MII interface.
Transmit Data: Basically TXD[3:0] is simulation from RXD[3:0] of MAC
mode of MII interface.
Transmit Clock: Basically TX_CLK is sourced from internal 25MHz local
clock.
8
DESCRIPTION
DESCRIPTION
ASIX ELECTRONICS CORPORATION
PRELIMINARY
CONFIDENTIAL

Related parts for AX88170L