DAC-HZ12BMC-C Murata, DAC-HZ12BMC-C Datasheet - Page 2

• Manufacturer Part Number: DAC-HZ12BMC-C
• Description: manufacturer alias: c&d tech...
• Manufacturer: Murata

FUNCTIONAL SPECIFICATIONS
(Typical at +25°C and ±15V supplies unless otherwise noted.)
DATEL
DESCRIPTION
INPUTS
Resolution
Coding, Unipolar Output
Coding, Bipolar Output
Input Logic Level, Bit ON ("0")
Input Logic Level, Bit OFF ("0")
Logic Loading
PERFORMANCE ➀
Voltage Output Nonlinearity
Differential Nonlinearity
Gain Error, Before Trimming
Zero Error, Before Trimming
Gain Tempco, maximum
Zero Tempco, Unipolar, max.
Offset Tempco, Bipolar, max.
Diff. Nonlinearity Tempco, max.
Monotonicity
Settling Time, IOUT to ±1/2LSB ➂
Settling Time, VOUT to ±1/2LSB
Slew Rate
Power Supply Rejection
OUTPUTS
Output Current, Unipolar
Output Current, Bipolar
Compliance Voltage, IOUT
Output Impedance, IOUT, Unipolar
Output Impedance, IOUT, Bipolar
Output Voltage Ranges, Unipolar
Output Voltage Ranges, Bipolar
Output Current, VOUT
Output Impedance, VOUT
POWER REQUIREMENTS
Power Supply Voltages
Power Dissipation, maximum
PHYSICAL/ENVIRONMENTAL
Operating Temperature Range,
Case
Storage Temperature Range
Package Type
Weight
* Specifi cations same as fi rst column.
— No equivalent specifi cations
Footnotes:
➀ FSR is full-scale range and is 10V for 0 to +10V or –5V to +5V outputs,
➁ Initial gain and offset errors are trimmable to zero. See Connection
➂ Current output mode.
➃ For 2.5kΩ or 5kΩ feedback. For 10kΩ feedback, the settling time is 4μs.
➄ For ±12V operation of binary models, contact factory.
20V for ±10V output, etc.
Diagrams.
®
DAC-HZ12B (BINARY)
Over oper. temp. range
±0.006%FSR/%Sup.
±10ppm/°C of FSR
±3ppm/°C of FSR
±2ppm/°C of FSR
0 to –2mA, ±20%
Comp. off. binary
±0.1% of FSR ➁
±1/2LSB max.
12 binary bits
±3/4LSB max
±1mA, ±20%
Comp. binary
±20ppm/°C
±5mA min.
0 to +10V
±0.1% ➁
±10V/μs
0 to +5V
300ns
3μs ➃
±2.5V
±2.5V
0.05Ω
±10V
2kΩ
2kΩ
±5V
0°C to +70°, -40°C to +85°
+2.4V to +5.5V at +40μA
0.22 ounces (6.3 grams)
+15V, ±0.5V at 16mA
–15V, ±0.5V at 20mA
0V to +0.8V at –1mA
and –55°C to +125°C
±12V operation ➄
–65°C to +150°C
24-pin DDIP
®
1 TTL load
500mW
• 11 Cabot Boulevard, Mansfi eld, MA 02048-1151 USA • Tel: [phone] • www.datel.com • e-mail: [e-mail]
0 to –1.25mA, ±10%
DAC-HZ12D (BCD)
±1/4LSB max.
±1/4LSB max.
3 BCD digits
Comp. BCD
0 to +2.5V
0 to +10V
0 to +5V
—
—
—
—
—
—
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
12-Bit, Industry-Standard Digital-to-Analog Converters
TECHNICAL NOTES
1. The DAC-HZ12 Series converters are designed and factory calibrated to
give ±1/2LSB linearity (binary version) and ±1/4LSB linearity (BCD version)
with respect to a straight line between end points. This means that if zero
and full scale are exactly adjusted externally, the relative accuracy will be
±1/2LSB (±1/4LSB, BCD version) everywhere over the full output range
without any additional adjustments.
2. These converters must be operated with local supply bypass capaci-
tors from +15V to ground and –15V to ground. Tantalum type capacitors of
1μF are recommended and should be mounted as close as possible to the
converter. If the converters are used in a high-frequency noise environment, a
0.01μF ceramic capacitor should be used across each tantalum capacitor.
3. When operating in the current output mode, the equivalent internal current
source of 2mA (1.25mA, BCD) must drive both the internal source resistances
and the external load resistor. A 300ns output settling time is achieved for
the voltage across a 100Ω load resistor; for higher value resistors the settling
time becomes longer due to the output capacitance of the converter. For
fastest possible voltage output for a large transition, an external fast-settling
amplifi er such as DATEL’s AM-500 should be used in the inverting mode. Set-
tling time of less than 1μs can be achieved. See application diagram.
CALIBRATION PROCEDURE
Select the desired output voltage range and connect the converter as shown
in the Output Range Selection Table and the Connection Diagrams. Refer to
the Coding Tables.
1. Select the desired output range and connect the converter as shown in the
2. To calibrate, refer to the coding tables. Note that complementary coding is
3. Zero and Offset Adjustments. For unipolar operation set all digital inputs
4. Gain Adjustment. Set all digital inputs to "0" (0V to +0.8V) and adjust the
ABSOLUTE MAXIMUM RATINGS
PARAMETERS
Positive Supply, Pin 22
Negative Supply, Pin 14
Digital Input Voltage, Pins 1–12
Output Current, Pin 15
Lead Temperature (soldering, 10s)
Output Range Selection tables and the connection diagrams.
used.
to "1" (+2.0 to +5.5V) and adjust the ZERO ADJUST potentiometer for zero
output voltage or current. For bipolar operation set all digital inputs to "1"
and adjust the OFFSET ADJUST potentiometer for the negative full scale
(for voltage out) or positive full scale (for current out) output value shown
in the coding table.
GAIN ADJUST potentiometer for the positive full scale (for voltage out) or
negative full scale (for current out) output value shown in the coding table.
DAC-HZ Series
LIMITS
+5.5
+18
±20
–18
300
MDA_DAC-HZ.B01 Page 2 of 5
UNITS
Volts
Volts
Volts
mA
°C