24LC00T-I/MNY Microchip, 24LC00T-I/MNY Datasheet - Page 5

no-image

24LC00T-I/MNY

Manufacturer Part Number
24LC00T-I/MNY
Description
Ic Eeprom Ser 128bit 2.5v 8tdfn
Manufacturer
Microchip
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
24LC00T-I/MNY
Manufacturer:
MICROCHIP
Quantity:
12 000
3.0
The 24XX00 supports a bidirectional 2-wire bus and
data transmission protocol. A device that sends data
onto the bus is defined as a transmitter, and a device
receiving data as a receiver. The bus has to be
controlled by a master device which generates the
Serial Clock (SCL), controls the bus access, and
generates the Start and Stop conditions, while the
24XX00 works as slave. Both master and slave can
operate as transmitter or receiver, but the master
device determines which mode is activated.
 1996-2011 Microchip Technology Inc.
FUNCTIONAL DESCRIPTION
24AA00/24LC00/24C00
4.0
The following bus protocol has been defined:
• Data transfer may be initiated only when the bus
• During data transfer, the data line must remain
Accordingly, the following bus conditions have been
defined (Figure 4-1).
4.1
Both data and clock lines remain high.
4.2
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
4.3
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must be ended with a Stop condition.
4.4
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
The data on the line must be changed during the low
period of the clock signal. There is one bit of data per
clock pulse.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device and is
theoretically unlimited.
is not busy.
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a Start or Stop condition.
BUS CHARACTERISTICS
Bus Not Busy (A)
Start Data Transfer (B)
Stop Data Transfer (C)
Data Valid (D)
DS21178H-page 5

Related parts for 24LC00T-I/MNY