8535AGI-21LF IDT, 8535AGI-21LF Datasheet

no-image

8535AGI-21LF

Manufacturer Part Number
8535AGI-21LF
Description
Clock Drivers & Distribution
Manufacturer
IDT
Datasheet

Specifications of 8535AGI-21LF

Product Category
Clock Drivers & Distribution
Rohs
yes
Part # Aliases
ICS8535AGI-21LF

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
8535AGI-21LFT
Quantity:
3 691
LOW SKEW, 1-TO-2 LVCMOS/LVTTL-TO-
3.3V LVPECL CLOCK GENERATOR
General Description
single-ended clock input accepts LVCMOS or LVTTL input levels
and translate them to 3.3V LVPECL levels. The clock enable is
internally synchronized to eliminate runt clock pulses on the output
during asynchronous assertion/deassertion of the clock enable
pin.
Guaranteed output and part-to-part skew characteristics make the
ICS8535I-21 ideal for those applications demanding well defined
performance and repeatability.
Block Diagram
IDT™ / ICS™ 3.3V LVPECL FANOUT BUFFER
CLK_SEL
HiPerClockS™
CLK_EN
ICS
CLK0
CLK1
Pullup
Pulludown
Pulludown
Pulludown
The ICS8535I-21 is a low skew, high performance
1-to-2 LVCMOS/LVTTL-to-3.3V LVPECL fanout
buffer and a member of the HiPerClockS™ family of
High Performance Clock Solutions from IDT. The
ICS8535I-21 has two single-ended clock inputs. The
0
1
D
LE
Q
Q0
nQ0
Q1
nQ1
1
Features
4.40mm x 5.0mm x 0.925mm package body
Pin Assignment
Two differential 3.3V LVPECL outputs
Selectable CLK0 or CLK1 inputs for redundant and multiple
frequency fanout applications
CLK0 or CLK1 can accept the following input levels:
LVCMOS or LVTTL
Maximum output frequency: 266MHz
Translates LVCMOS and LVTTL levels to 3.3V LVPECL levels
Output skew: 20ps (maximum)
Part-to-part skew: 300ps (maximum)
Propagation delay: 1.6ns (maximum)
Additive phase jitter, RMS: 0.03ps (typical)
3.3V operating supply
-40°C to 85°C ambient operating temperature
Available in lead-free (RoHS 6) package
CLK_SEL
CLK_EN
CLK0
CLK1
V
V
14 Lead TSSOP
V
EE
CC
EE
ICS8535I-21
G Package
Top View
1
2
3
4
5
6
7
ICS8535AGI-21 REV. A NOVEMBER 24, 2008
14
13
12
11
10
9
8
V
Q0
nQ0
nc
Q1
nQ1
V
CC
CC
ICS8535I-21

Related parts for 8535AGI-21LF

8535AGI-21LF Summary of contents

Page 1

... Available in lead-free (RoHS 6) package Pin Assignment V EE CLK_EN CLK_SEL CLK0 nQ0 CLK1 nQ1 14 Lead TSSOP 4.40mm x 5.0mm x 0.925mm package body 1 ICS8535I- nQ0 nQ1 ICS8535I-21 G Package Top View ICS8535AGI-21 REV. A NOVEMBER 24, 2008 ...

Page 2

... When LOW, selects CLK0 input. LVCMOS/LVTTL interface levels. Pulldown Single-ended clock inputs. LVCMOS/LVTTL interface levels. Power supply pins. Differential output pair. LVPECL interface levels. No connect. Differential output pair. LVPECL interface levels. Test Conditions 2 Minimum Typical Maximum ICS8535AGI-21 REV. A NOVEMBER 24, 2008 Units pF Ω k Ω k ...

Page 3

... Q0 LOW 1 HIGH IDT™ / ICS™ 3.3V LVPECL FANOUT BUFFER Selected Source Q0, Q1 CLK0 Disabled; Low CLK1 Disabled; Low CLK0 Enabled CLK1 Enabled nQ0, nQ1 HIGH LOW 3 Outputs nQ0, nQ1 Disabled; High Disabled; High Enabled Enabled Enabled ICS8535AGI-21 REV. A NOVEMBER 24, 2008 ...

Page 4

... CC A Test Conditions Minimum 3.465 3.465 3.465V 3.465V Typical Maximum 3.3 3.465 50 Typical Maximum 0.3 CC -0.3 1.3 -0.3 0.8 150 5 -5 -150 ICS8535AGI-21 REV. A NOVEMBER 24, 2008 Units V mA Units µA µA µA µA ...

Page 5

... Integration Range: 12kHz – 20MHz 20% to 80% @ 50MHz ƒ ≤ 200MHz 5 Minimum Typical Maximum V – 1.4 V – 0 – 2.0 V – 1 0.6 1.0 Minimum Typical Maximum 266 1.0 1.6 0.03 20 300 300 600 45 55 ICS8535AGI-21 REV. A NOVEMBER 24, 2008 Units µA µA V Units MHz ...

Page 6

... Offset Frequency (Hz) device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment 10M ICS8535AGI-21 REV. A NOVEMBER 24, 2008 100M ...

Page 7

... Par t 1 nQx SCOPE Qx Qx Par t 2 nQy Qy nQx Part-to-Part Skew CLK0, CLK1 nQ0, nQ1 Q0, Q1 Propagation Delay nQ0, nQ1 Output Duty Cycle/Pulse Width/Period 7 tsk(pp PERIOD t PW odc = x 100% t PERIOD ICS8535AGI-21 REV. A NOVEMBER 24, 2008 ...

Page 8

... FIN 50Ω RTT Figure 2B. 3.3V LVPECL Output Termination 8 3.3V 125Ω 125Ω 50Ω o FOUT Z = 50Ω o 84Ω 84Ω ICS8535AGI-21 REV. A NOVEMBER 24, 2008 FIN ...

Page 9

... Figure 3. ICS8535I-21 LVPECL Buffer Schematic Example IDT™ / ICS™ 3.3V LVPECL FANOUT BUFFER pin. For ICS8535I-21, the unused clock outputs can be left floating. (U1-14) C4 .1uF Vcco = 3. 133 133 82.5 82.5 Optional Termination ICS8535AGI-21 REV. A NOVEMBER 24, 2008 ...

Page 10

... Multi-Layer PCB, JEDEC Standard Test Boards IDT™ / ICS™ 3.3V LVPECL FANOUT BUFFER = 3. 3.465V, which gives worst case results 3.465V * 50mA = 173.25mW EE_MAX * Pd_total + θ vs. Air Flow JA 0 103.8°C/W 10 must be used. Assuming no air flow JA 1 2.5 99.6°C/W 97.3°C/W ICS8535AGI-21 REV. A NOVEMBER 24, 2008 ...

Page 11

... IDT™ / ICS™ 3.3V LVPECL FANOUT BUFFER V OUT RL 50Ω – 0.9V CC_MAX = V – 1.7V CC_MAX ] * (V – [(2V – CC_MAX OH_MAX ] * (V – [(2V – CC_MAX OL_MAX CC_MAX 11 – V ))/ – V CC_MAX OH_MAX L CC_MAX – V ))/ – V OL_MAX L CC_MAX ICS8535AGI-21 REV. A NOVEMBER 24, 2008 ) = OH_MAX ) = OL_MAX ...

Page 12

... IDT™ / ICS™ 3.3V LVPECL FANOUT BUFFER θ vs. Air Flow 103.8°C/W 99.6°C/W Table 8. Package Dimensions All Dimensions in Millimeters Symbol Minimum 0.5 A2 0.80 b 0.19 c 0. 0.45 α 0° aaa Reference Document: JEDEC Publication 95, MO-153 12 ICS8535AGI-21 REV. A NOVEMBER 24, 2008 2.5 97.3°C/W Maximum 14 1.20 0.15 1.05 0.30 0.20 5.10 6.40 Basic 4.50 0.65 Basic 0.75 8° 0.10 ...

Page 13

... Marking 8535AGI-21LF 535AI21L 8535AGI-21LFT 535AI21L NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant. While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use ...

Page 14

... Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered www ...

Related keywords