DS1020S-50+W Maxim Integrated, DS1020S-50+W Datasheet - Page 5
![no-image](/images/no-image-200.jpg)
DS1020S-50+W
Manufacturer Part Number
DS1020S-50+W
Description
Delay Lines / Timing Elements
Manufacturer
Maxim Integrated
Datasheet
1.DS1020S-50W.pdf
(9 pages)
Specifications of DS1020S-50+W
Rohs
yes
DALLAS SEMICONDUCTOR TEST CIRCUIT Figure 4
TEST SETUP DESCRIPTION
Figure 4 illustrates the hardware configuration used for measuring the timing parameters of the DS1020.
The input waveform is produced by a precision pulse generator under software control. Time delays are
measured by a time interval counter (20 ps resolution) connected to the output. The DS1020 serial and
parallel ports are controlled by interfaces to a central computer. All measurements are fully automated
with each instrument controlled by the computer over an IEEE 488 bus.
TEST CONDITIONS
INPUT:
Ambient Temperature:
Supply Voltage (V
Input Pulse:
Source Impedance:
Rise and Fall Time:
NOTE: Above conditions are for test only and do not restrict the operation of the device under other data
OUTPUT:
Output is loaded with a 74F04. Delay is measured between the 1.5V level of the rising edge of the input
signal and the 1.5V level of the corresponding edge of the output.
sheet conditions.
CC
):
High = 3.0V =0.1V
25 C =3 C
5.0V =0.1V
Low = 0.0V =0.1V
50 ohms max.
3.0 ns max.
(measured between
0.6V and 2.4V)
5 of 9
Pulse Width:
Period:
500 ns (DS1020–15)
500 ns (DS1020–25)
2 s (DS1020–50)
4 s (DS1020–100)
4 s (DS1020–200)
1 s (DS1020–15)
1 s (DS1020–25)
4 s (DS1020–50)
8 s (DS1020–100)
8
s (DS1020–200)