LC4512C-75FTN256I Lattice, LC4512C-75FTN256I Datasheet - Page 39
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LC4512C-75FTN256I
Manufacturer Part Number
LC4512C-75FTN256I
Description
CPLD - Complex Programmable Logic Devices ispJTAG 1.8V 7.5ns 512MC 208 I/O IND
Manufacturer
Lattice
Datasheet
1.LC4256B-75FTN256BI.pdf
(99 pages)
Specifications of LC4512C-75FTN256I
Rohs
yes
Memory Type
EEPROM
Number Of Macrocells
512
Maximum Operating Frequency
178.57 MHz
Delay Time
7.5 ns
Number Of Programmable I/os
208
Operating Supply Voltage
1.8 V
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
- 40 C
Package / Case
FTBGA
Mounting Style
SMD/SMT
Number Of Product Terms Per Macro
80
Factory Pack Quantity
450
Supply Current
4 mA
Supply Voltage - Max
1.95 V
Supply Voltage - Min
1.65 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LC4512C-75FTN256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Lattice Semiconductor
Boundary Scan Waveforms and Timing Specifications
t
t
t
t
t
t
t
t
t
t
t
t
t
t
BTCP
BTCH
BTCL
BTSU
BTH
BRF
BTCO
BTOZ
BTVO
BTCPSU
BTCPH
BTUCO
BTUOZ
BTUOV
Symbol
TCK [BSCAN test] clock cycle
TCK [BSCAN test] pulse width high
TCK [BSCAN test] pulse width low
TCK [BSCAN test] setup time
TCK [BSCAN test] hold time
TCK [BSCAN test] rise and fall time
TAP controller falling edge of clock to valid output
TAP controller falling edge of clock to data output disable
TAP controller falling edge of clock to data output enable
BSCAN test Capture register setup time
BSCAN test Capture register hold time
BSCAN test Update reg, falling edge of clock to valid output
BSCAN test Update reg, falling edge of clock to output disable
BSCAN test Update reg, falling edge of clock to output enable
Parameter
39
ispMACH 4000V/B/C/Z Family Data Sheet
Min.
40
20
20
10
50
10
—
—
—
—
—
—
8
8
Max.
10
10
10
25
25
25
—
—
—
—
—
—
—
—
mV/ns
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns