M4A3-32/32-7JNI Lattice, M4A3-32/32-7JNI Datasheet - Page 35
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
M4A3-32/32-7JNI
Manufacturer Part Number
M4A3-32/32-7JNI
Description
CPLD - Complex Programmable Logic Devices Use ispMACH 4000V
Manufacturer
Lattice
Datasheet
1.M4A5-19296-10VNI.pdf
(62 pages)
Specifications of M4A3-32/32-7JNI
Rohs
yes
Memory Type
EEPROM
Number Of Macrocells
32
Maximum Operating Frequency
182 MHz
Delay Time
7.5 ns
Number Of Programmable I/os
32
Operating Supply Voltage
4.5 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Package / Case
PLCC-44
Mounting Style
SMD/SMT
Number Of Product Terms Per Macro
20
Factory Pack Quantity
780
Supply Voltage - Max
3.6 V
Supply Voltage - Min
3 V
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M4A3-32/32-7JNI
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
BLOCK DIAGRAM - M4A3-512/160, M4A3-512/192, M4A3-512/256
Detail A
Block C
Block F
Block G
Block K
Block N
Block J
16
16
16
16
24
24
24
24
16
16
16
16
and Logic Allocator
and Logic Allocator
and Logic Allocator
and Logic Allocator
AND Logic Array
Output Switch
AND Logic Array
Output Switch
Output Switch
AND Logic Array
Output Switch
AND Logic Array
Macrocells
Macrocells
Macrocells
Macrocells
I/O Cells
I/O Cells
I/O Cells
I/O Cells
72 X 90
Matrix
72 X 90
Matrix
Block O
Matrix
72 X 90
Matrix
72 X 90
Block B
16
16
16
16
8
8
8
8
8
36
8
36
36
16
16
8
36
16
16
8
8
8
8
8
4
4
4
4
4
4
4
4
4
4
4
4
Block D
Block E
Block H
Block M
Block L
Block I
16
16
16
16
24
24
24
24
16
16
16
16
and Logic Allocator
and Logic Allocator
and Logic Allocator
and Logic Allocator
AND Logic Array
Output Switch
AND Logic Array
Output Switch
Output Switch
AND Logic Array
Output Switch
AND Logic Array
Macrocells
Macrocells
Macrocells
Macrocells
I/O Cells
I/O Cells
I/O Cells
I/O Cells
Matrix
72 X 90
Matrix
Matrix
72 X 90
Matrix
Block A
72 X 90
72 X 90
Block P
16
16
16
16
8
8
8
8
8
36
36
16
16
8
8
36
36
16
16
8
ispMACH 4A Family
8
8
8
8
4
4
4
4
4
4
4
4
4
4
4
4
Repeat Detail A
Repeat Detail A
CLK0–CLK3
4
4
4
4
4
4
4
4
4
4
4
4
4
4
4
8
8
8
8
and Logic Allocator
and Logic Allocator
and Logic Allocator
and Logic Allocator
AND Logic Array
AND Logic Array
AND Logic Array
AND Logic Array
Output Switch
Output Switch
Output Switch
Output Switch
Block PX
I/O Cells
I/O Cells
Block AX
Macrocells
72 X 90
I/O Cells
Macrocells
72 X 90
I/O Cells
72 X 90
Macrocells
72 X 90
Macrocells
16
16
36
36
16
16
16
16
36
36
16
16
8
Matrix
8
8
Matrix
8
Matrix
Matrix
8
8
8
8
16
16
16
16
24
24
24
24
16
16
16
16
Block MX
Block LX
Block IX
Block HX
Block EX
Block DX
4
4
4
4
4
4
4
4
4
4
4
4
8
8
8
8
and Logic Allocator
and Logic Allocator
and Logic Allocator
and Logic Allocator
AND Logic Array
AND Logic Array
AND Logic Array
AND Logic Array
Output Switch
Output Switch
Output Switch
Output Switch
Block BX
Block OX
Macrocells
I/O Cells
Macrocells
I/O Cells
I/O Cells
Macrocells
72 X 90
72 X 90
I/O Cells
Macrocells
72 X 90
72 X 90
16
16
36
36
16
16
16
16
36
36
16
16
Matrix
8
Matrix
8
8
Matrix
8
Matrix
8
8
8
8
16
16
16
16
24
24
24
24
16
16
16
16
Block NX
Block KX
Block JX
Block GX
Block FX
Block CX
17466G-068
35