MAX1261ACEI Maxim Integrated, MAX1261ACEI Datasheet
MAX1261ACEI
Specifications of MAX1261ACEI
Related parts for MAX1261ACEI
MAX1261ACEI Summary of contents
Page 1
... MAX1262/MAX1264 data sheet. Industrial Control Systems Energy Management Data-Acquisition Systems Ordering Information PART TEMP RANGE PIN-PACKAGE 0°C to +70°C MAX1261ACEI 28 QSOP 0°C to +70°C MAX1261BCEI 28 QSOP -40°C to +85°C MAX1261AEEI 28 QSOP -40°C to +85°C MAX1261BEEI 28 QSOP Ordering Information continued at end of data sheet ...
Page 2
ADCs with +2.5V Reference and Parallel Interface ABSOLUTE MAXIMUM RATINGS V to GND ..............................................................-0. GND.........................................................-0.3V to +6V LOGIC CH0–CH7, COM to GND ............................-0. REF, REFADJ to GND ................................-0.3V to ...
Page 3
ADCs with +2.5V Reference and Parallel Interface ELECTRICAL CHARACTERISTICS (continued +2.7V to +3.6V, COM = GND, REFADJ = V DD LOGIC cycle unless otherwise noted. Typical values ...
Page 4
ADCs with +2.5V Reference and Parallel Interface ELECTRICAL CHARACTERISTICS (continued +2.7V to +3.6V, COM = GND, REFADJ = V DD LOGIC cycle unless otherwise noted. Typical values ...
Page 5
ADCs with +2.5V Reference and Parallel Interface TIMING CHARACTERISTICS (continued +2.7V to +3.6V, COM = GND, REFADJ = V DD LOGIC cycle unless otherwise noted. Typical ...
Page 6
ADCs with +2.5V Reference and Parallel Interface ( +3V +2.500V LOGIC REF INTEGRAL NONLINEARITY vs. DIGITAL OUTPUT CODE 0.5 0.4 0.3 0.2 0.1 0 -0.1 -0.2 -0.3 -0.4 -0.5 ...
Page 7
ADCs with +2.5V Reference and Parallel Interface ( +3V +2.500V LOGIC REF INTERNAL REFERENCE VOLTAGE vs. SUPPLY VOLTAGE 2.53 2.52 2.51 2.50 2.49 2.48 2.7 3.0 3.3 V (V) ...
Page 8
ADCs with +2.5V Reference and Parallel Interface PIN NAME MAX1261 MAX1263 1 1 HBEN D3/D11 7 7 D2/D10 8 8 D1/D9 9 ...
Page 9
ADCs with +2.5V Reference and Parallel Interface Detailed Description Converter Operation The MAX1261/MAX1263 ADCs use a successive- approximation (SAR) conversion technique and an input track/hold (T/H) stage to convert an analog input signal to a 12-bit ...
Page 10
ADCs with +2.5V Reference and Parallel Interface 12-BIT CAPACITIVE DAC REF INPUT C HOLD MUX ZERO – + CH0 CH1 12pF R CH2 IN 800Ω CH3 C SWITCH HOLD CH4 TRACK CH5 AT THE SAMPLING INSTANT, ...
Page 11
ADCs with +2.5V Reference and Parallel Interface conversion. The sampling interval occurs at the end of the acquisition interval. The ACQMOD (acquisition mode) bit in the input control byte (Table 1) offers two options for acquiring ...
Page 12
ADCs with +2.5V Reference and Parallel Interface CSWS CONTROL D7–D0 BYTE ACQMOD = 0 INT RD HBEN HIGH-Z DOUT Figure 4. Conversion Timing Using Internal Acquisition Mode ...
Page 13
ADCs with +2.5V Reference and Parallel Interface Selecting Clock Mode The MAX1261/MAX1263 operate with either an internal or an external clock. Control bits D6 and D7 select either internal or external clock mode. The parts retain ...
Page 14
ADCs with +2.5V Reference and Parallel Interface ACQUISITION STARTS CLK ACQMOD = 1 ACQUISITION STARTS CLK ACQMOD = 1 Figure 6b. External Clock and WR Timing (External Acquisition Mode) Table ...
Page 15
ADCs with +2.5V Reference and Parallel Interface Table 4. Channel Selection for Pseudo-Differential Operation (SGL/DIF = ...
Page 16
ADCs with +2.5V Reference and Parallel Interface When applying an external reference to REF, disable the internal reference buffer by connecting REFADJ The DC input resistance at REF is 25kΩ. DD Therefore, an ...
Page 17
ADCs with +2.5V Reference and Parallel Interface Table 6. Full Scale and Zero Scale for Unipolar and Bipolar Operation UNIPOLAR MODE Full scale Zero scale — sion cycles, and 2 read cycles. This assumes that the ...
Page 18
ADCs with +2.5V Reference and Parallel Interface CLK WR RD HBEN CONTROL D7–D0 D11–D8 D7–D0 BYTE HIGH LOW BYTE BYTE STATE ACQUISITION SAMPLING INSTANT Figure 10. Timing Diagram for Fastest Conversion ...
Page 19
ADCs with +2.5V Reference and Parallel Interface CLK V LOGIC MAX1261 REF µP WR REFADJ CONTROL INPUTS RD HBEN INT CH7 D7 CH6 CH5 D6 CH4 D5 CH3 D4 CH2 D3/D11 CH1 D2/D10 ...
Page 20
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 20 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2003 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products ...