MAX1303AEUP Maxim Integrated, MAX1303AEUP Datasheet - Page 26
![no-image](/images/no-image-200.jpg)
MAX1303AEUP
Manufacturer Part Number
MAX1303AEUP
Description
Analog to Digital Converters - ADC
Manufacturer
Maxim Integrated
Datasheet
1.MAX1303BEUP.pdf
(29 pages)
Specifications of MAX1303AEUP
Number Of Channels
4/2
Architecture
SAR
Conversion Rate
115 KSPs
Resolution
16 bit
Input Type
Single-Ended/Differential
Snr
90 dB
Interface Type
Microwire, QSPI, Serial, SPI
Operating Supply Voltage
4.75 V to 5.25 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
TSSOP-20
Maximum Power Dissipation
879 mW
Minimum Operating Temperature
- 40 C
Number Of Converters
1
Voltage Reference
Internal, External
The MAX1303 converts 1kHz signals more accurately
than a similar sigma-delta converter that might be consid-
ered in bridge applications. Connect the bridge to a low-
offset differential amplifier and then the true differential
inputs of the MAX1303. Larger excitation voltages take
advantage of more of the ±V
age range. Select an input voltage range that matches
the amplifier output. Be aware of the amplifier offset and
offset-drift errors when selecting an appropriate amplifier.
Software control of each channel’s analog input range
and the unipolar endpoint overlap specification make it
possible for the user to change the input range for a
channel dynamically and improve performance in some
applications. Changing the input range results in a
small LSB step-size over a wider output voltage range.
For example, by switching between a -V
range and a 0V to V
but the input voltage range effectively spans from
-V
Careful PCB layout is essential for best system perfor-
mance. Boards should have separate analog and digital
ground planes and ensure that digital and analog sig-
nals are separated from each other. Do not run analog
and digital (especially clock) lines parallel to one anoth-
er, or digital lines underneath the device package.
Figure 1 shows the recommended system ground connec-
tions. Establish an analog ground point at AGND1 and a
digital ground point at DGND. Connect all analog grounds
to the star analog ground. Connect the digital grounds to
the star digital ground. Connect the digital ground plane to
the analog ground plane at one point. For lowest noise
operation, make the ground return to the star ground’s
power-supply low impedance and as short as possible.
High-frequency noise in the AVDD1 power supply
degrades the ADC’s high-speed comparator perfor-
mance. Bypass AVDD1 to AGND1 with a 0.1µF ceramic
surface-mount capacitor. Make bypass capacitor con-
nections as short as possible.
INL is the deviation of the values on an actual transfer
function from a straight line. This straight line is either a
best straight-line fit or a line drawn between the end-
points of the transfer function once offset and gain
4-Channel, ±V
Serial 16-Bit ADC
26
REF
______________________________________________________________________________________
Dynamically Adjusting the Input Range
/2 to +V
Layout, Grounding, and Bypassing
REF
/2 (FSR = +V
(
REF
V
65 536 4 096
Parameter Definitions
REF
Integral Nonlinearity (INL)
,
/2 range, an LSB is:
2
)
×
×
REF
REF
V
.
REF
Bridge Application
/2 differential input volt-
).
REF
REF
Multirange Inputs,
/2 to 0V
errors have been nullified. The MAX1303 INL is mea-
sured using the endpoint method.
DNL is the difference between an actual step width and
the ideal value of 1 LSB. A DNL error specification of
greater than -1 LSB guarantees no missing codes and
a monotonic transfer function.
Transition noise is the amount of noise that appears at a
code transition on the ADC transfer function. Conversions
performed with the analog input right at the code transi-
tion can result in code flickering in the LSBs.
Channel-to-channel isolation indicates how well each
analog input is isolated from the others. The channel-to-
channel isolation for these devices is measured by
applying a near full-scale magnitude 5kHz sine wave to
the selected analog input channel while applying an
equal magnitude sine wave of a different frequency to
all unselected channels. An FFT of the selected chan-
nel output is used to determine the ratio of the magni-
tudes of the signal applied to the unselected channels
and the 5kHz signal applied to the selected analog
input channel. This ratio is reported, in dB, as channel-
to-channel isolation.
When a zero-scale analog input voltage is applied to
the converter inputs, the digital output is all ones
(0xFFFF). Ideally, the transition from 0xFFFF to 0xFFFE
occurs at AGND1 - 0.5 LSB. Unipolar offset error is the
amount of deviation between the measured zero-scale
transition point and the ideal zero-scale transition point,
with all untested channels grounded.
When a zero-scale analog input voltage is applied to
the converter inputs, the digital output is all zeros
(0x0000). Ideally, the transition from 0x0000 to 0x0001
occurs at AGND1 + 0.5 LSB. Unipolar offset error is the
amount of deviation between the measured zero-scale
transition point and the ideal zero-scale transition point,
with all untested channels grounded.
When a zero-scale analog input voltage is applied to
the converter inputs, the digital output is a one followed
by all zeros (0x8000). Ideally, the transition from
0x7FFF to 0x8000 occurs at (2
set error is the amount of deviation between the mea-
sured midscale transition point and the ideal midscale
transition point, with untested channels grounded.
Differential Nonlinearity (DNL)
Channel-to-Channel Isolation
Unipolar Offset Error
N-1
Bipolar Offset Error
- 0.5) LSB. Bipolar off-
Transition Noise
0V to +FSR
-FSR to 0V