AT24C256N-10SU Atmel, AT24C256N-10SU Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
AT24C256N-10SU
Manufacturer Part Number
AT24C256N-10SU
Description
EEPROM 128/256k 2-Wire Bus
Manufacturer
Atmel
Datasheet
1.AT24C256N-10SU.pdf
(23 pages)
Specifications of AT24C256N-10SU
Rohs
yes
Mounting Style
SMD/SMT
Package / Case
SOIC-8
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT24C256N-10SU-1.8
Manufacturer:
ATMEL
Quantity:
42 910
Company:
Part Number:
AT24C256N-10SU-2.7
Manufacturer:
NXP
Quantity:
127
Company:
Part Number:
AT24C256N-10SU-2.7
Manufacturer:
ATMEL/PBF
Quantity:
21 565
Company:
Part Number:
AT24C256N-10SU-2.7
Manufacturer:
ATMEL/PBF
Quantity:
66 697
Part Number:
AT24C256N-10SU-2.7
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Device
Operation
0670T–SEEPR–3/07
CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external
device. Data on the SDA pin may change only during SCL low time periods (see Figure 4 on
page 9). Data changes during SCL high periods will indicate a start or stop condition as
defined below.
START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which
must precede any other command (see Figure 5 on page 9).
STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a
read sequence, the stop command will place the EEPROM in a standby power mode (see Fig-
ure 5 on page 9).
ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the
EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowl-
edge that it has received each word.
STANDBY MODE: The AT24C128/256 features a low power standby mode which is enabled:
a) upon power-up and b) after the receipt of the STOP bit and the completion of any internal
operations.
MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire
part can be reset by following these steps: (a) Clock up to 9 cycles, (b) look for SDA high in
each cycle while SCL is high and then (c) create a start condition as SDA is high.
AT24C128/256
7