DS2431/T&R Maxim Integrated, DS2431/T&R Datasheet
DS2431/T&R
Specifications of DS2431/T&R
Related parts for DS2431/T&R
DS2431/T&R Summary of contents
Page 1
... R PUP μC Pin Configurations appear at end of data sheet. 1-Wire is a registered trademark of Maxim Integrated Products, Inc. For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim’s website at www.maximintegrated.com. 1024-Bit, 1-Wire EEPROM ♦ 1024 Bits of EEPROM Memory Partitioned Into ...
Page 2
... Standard speed t PDL Overdrive speed Standard speed t MSP Overdrive speed MIN TYP 2.8 0.3 0.05 0.5 1 0.5 Not applicable ( 480 MAX UNITS 5.25 V 2.2 k 1000 pF 6.7 μ PUP V 1.8 0 PUP V 1.0 1.70 V 0.4 V μs 5.0 μs μs 640 μ μs 6 240 μ μs 10 Maxim Integrated ...
Page 3
... Note 18: δ in Figure 11 represents the time required for the pullup circuitry to pull the voltage from V threshold of the bus master. The actual maximum duration for the master to pull the line low is t Maxim Integrated 1024-Bit, 1-Wire EEPROM SYMBOL ...
Page 4
... the system is close to V PUPMIN PUP DS2431 VALUES STANDARD SPEED OVERDRIVE SPEED (μs) MIN MAX MIN 65* (undefined) 480 640 240 60 120 , a low- PUPMIN (μs) MAX 8* (undefined 15.5 Maxim Integrated ...
Page 5
... The block diagram in Figure 1 shows the relationships between the major control and memory sections of the DS2431. The DS2431 has four main data components: 64-bit lasered ROM, 64-bit scratchpad, four 32-byte pages of EEPROM, and a 64-bit register page. Maxim Integrated 1024-Bit, 1-Wire EEPROM PIN SFN UCSPR A2, A3, C2, — ...
Page 6
... The protocol for these memory function commands is described in Figure 7. All data is read and written least significant bit first. iButton is a registered trademark of Maxim Integrated Products, Inc. 6 AVAILABLE COMMANDS: DATA FIELD AFFECTED: READ ROM 64-BIT REG ...
Page 7
... R/(W) 0087h R/(W) 0088h to 008Fh — * Once programmed to AAh or 55h this address becomes read only. All other codes can be stored, but neither write protect the address nor activate any function. Figure 5. Memory Map Maxim Integrated 1024-Bit, 1-Wire EEPROM POLYNOMIAL = 4TH ...
Page 8
... Writing data to the scratchpad clears this flag T15 T14 T13 T12 Address Registers and Transfer Status T11 T10 Maxim Integrated ...
Page 9
... Memory Function Example section. The communication between the master and the DS2431 takes place either Maxim Integrated 1024-Bit, 1-Wire EEPROM at standard speed (default overdrive speed (OD = 1). If not explicitly set into overdrive mode, the DS2431 assumes standard speed ...
Page 10
... READ SCRATCHPAD? Y BUS MASTER Rx TA1 (T[7:0]), TA2 (T[15:8]), AND E/S BYTE DS2431 SETS SCRATCHPAD BYTE COUNTER = T[2:0] BUS MASTER Rx DATA BYTE FROM SCRATCHPAD Y MASTER Tx RESET BYTE COUNTER = E[2:0]? Y BUS MASTER Rx CRC-16 OF COMMAND, ADDRESS, E/S BYTE, AND DATA BYTES AS SENT BY THE DS2431 N MASTER Tx RESET? Y FROM FIGURE 7b Maxim Integrated ...
Page 11
... BUS MASTER Tx TA1 (T[7:0]), TA2 (T[15:8]) AND E/S BYTE Y AUTH. CODE MATCH? N BUS MASTER Rx "1"s N MASTER Tx RESET FIGURE 7a Figure 7b. Memory Function Flowchart (continued) Maxim Integrated 1024-Bit, 1-Wire EEPROM F0h READ MEMORY? Y APPLICABLE TO ALL R/W MEMORY LOCATIONS. BUS MASTER Tx TA1 (T[7:0]), TA2 (T[15:8]) ADDRESS < 90h? Y T[15:0] < 0090h ...
Page 12
... Transaction Sequence The protocol for accessing the DS2431 through the 1-Wire port is as follows: • Initialization • ROM Function Command • Memory Function Command • Transaction/Data Maxim Integrated ...
Page 13
... DS2431 on a multidrop bus. Only the DS2431 that exact- ly matches the 64-bit ROM sequence responds to the subsequent memory function command. All other slaves wait for a reset pulse. This command can be used with a single device or multiple devices on the bus. Maxim Integrated 1024-Bit, 1-Wire EEPROM V PUP R ...
Page 14
... BIT 1 MATCH? BIT 1 MATCH DS2431 Tx BIT 63 MASTER Tx BIT 63 DS2431 Tx BIT 63 MASTER Tx BIT BIT 63 MATCH? BIT 63 MATCH MEMORY FUNCTIONS FLOWCHART (FIGURE 7) FROM FIGURE CCh N N SKIP ROM COMMAND? TO FIGURE FIGURE 9b FROM FIGURE 9b Maxim Integrated ...
Page 15
... TO FIGURE 9a FROM FIGURE 9a FROM FIGURE 9a TO FIGURE 9a Figure 9b. ROM Functions Flowchart (continued) Maxim Integrated 1024-Bit, 1-Wire EEPROM A5h 3Ch N N RESUME OVERDRIVE- COMMAND? SKIP ROM MASTER Tx RESET MASTER Tx RESET? N DS2431 69h N OVERDRIVE- MATCH ROM ...
Page 16
... RSTL is between 80µs RSTL is crossed, the DS2431 waits TH and then transmits a presence pulse by pulling . To detect a presence pulse, the PDL window must be at least the sum and t . Immediately after PDLMAX RECMIN . To get TL ) used PUP is no longer PUP should RSTH Maxim Integrated ...
Page 17
... V the entire window. After the V W0L W1L has been crossed, the DS2431 needs a recovery time t before it is ready for the next time slot. REC Maxim Integrated 1024-Bit, 1-Wire EEPROM MASTER Rx "PRESENCE PULSE" ε t MSP t PDH t RSTL MASTER A read-data time slot begins like a write-one time slot ...
Page 18
... PUP V IHMASTER ILMAX RESISTOR READ-DATA TIME SLOT PUP V IHMASTER ILMAX RESISTOR Figure 11. Read/Write Timing Diagrams 18 ε t SLOT MASTER t W0L t SLOT MASTER t MSR MASTER SAMPLING WINDOW δ t SLOT MASTER ε t REC t REC DS2431 Maxim Integrated ...
Page 19
... CASE A 0V Figure 12. Noise Suppression Scheme Maxim Integrated 1024-Bit, 1-Wire EEPROM (Figure 12, Case glitches that appear late after crossing the V threshold and extend beyond the t not be filtered out and are taken as the beginning of a new time slot (Figure 12, Case C, t ...
Page 20
... CRC only if the reading continues through the end of the scratchpad. For more information on generating CRC values, refer to Application Note 27. DESCRIPTION 6TH 7TH 8TH STAGE STAGE STAGE 15TH 16TH STAGE STAGE INPUT DATA CRC OUTPUT Maxim Integrated ...
Page 21
... RST PD Select CPS TA-E/S Programming AA Loop Copy Scratchpad (Invalid Address Copy Protected) RST PD Select CPS TA-E/S FF Loop Read Memory (Success) RST PD Select RM TA <Data to EOM> FF Loop Read Memory (Invalid Address) RST PD Select Loop Maxim Integrated 1024-Bit, 1-Wire EEPROM Programming 1-Wire Communication Examples DS2431 21 ...
Page 22
... PROGMAX Read copy status, AAh = success Reset pulse Presence pulse Issue “Skip ROM” command Issue “Read Memory” command TA1, beginning offset = 00h TA2, address = 0000h Read the entire memory Reset pulse Presence pulse Maxim Integrated ...
Page 23
... IO × (6mm 6mm NOTE: THE SFN PACKAGE IS QUALIFIED FOR ELECTRO-MECHANICAL CONTACT APPLICATIONS ONLY, NOT FOR SOLDERING. FOR MORE INFORMATION, REFER TO APPLICATION NOTE 4132: ATTACHMENT METHODS FOR THE ELECTRO-MECHANICAL SFN PACKAGE. Maxim Integrated 1024-Bit, 1-Wire EEPROM FRONT VIEW FRONT VIEW (T&R VERSION) ...
Page 24
... EEPROM 24 SFN Package Orientation on Tape and Reel USER DIRECTION OF FEED LEADS FACE UP IN ORIENTATION SHOWN ABOVE. SFN × × (6mm 6mm 0.9mm) USER DIRECTION OF FEED LEADS FACE UP IN ORIENTATION SHOWN ABOVE. SFN × × (3.5mm 6.5mm 0.75mm) Maxim Integrated ...
Page 25
... RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status. PACKAGE TYPE 3 TO-92 (Bulk) 3 TO-92 (T&R) 6 TSOC 2 SFN (6mm x 6mm) 2 SFN (3.5mm x 6.5mm) 6 TDFN-EP 6 UCSPR Maxim Integrated 1024-Bit, 1-Wire EEPROM PACKAGE CODE OUTLINE NO. Q3+1 Q3+4 D6+1 G266N+1 T23A6N+1 T633+2 ...
Page 26
... EC PROG accordingly. Changed I max to PROG , V based on V and data retention TL PUP spec from 0.3V to 0.5V; IL(MAX) spec; updated EC table W0L PAGES CHANGED —— All Maxim Integrated ...
Page 27
... Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance. Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000 © 2012 Maxim Integrated 1024-Bit, 1-Wire EEPROM Revision History (continued) DESCRIPTION The Maxim logo and Maxim Integrated are trademarks of Maxim Integrated Products, Inc. DS2431 PAGES CHANGED 23, 24, 25 ...