SST39SF010A-45-4C-NHE Microchip Technology, SST39SF010A-45-4C-NHE Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
SST39SF010A-45-4C-NHE
Manufacturer Part Number
SST39SF010A-45-4C-NHE
Description
Flash 128K X 8 45ns
Manufacturer
Microchip Technology
Datasheet
1.SST39SF010A-45-4C-NHE.pdf
(25 pages)
Specifications of SST39SF010A-45-4C-NHE
Product Category
Flash
Rohs
yes
Data Bus Width
8 bit
Memory Type
NOR Flash
Memory Size
1 Mbit
Architecture
Sectored
Interface Type
Parallel
Access Time
45 ns
Supply Voltage - Max
5.5 V
Supply Voltage - Min
4.5 V
Maximum Operating Current
25 mA
Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
PLCC-32
Organization
128 KB x 8
1 Mbit / 2 Mbit / 4 Mbit Multi-Purpose Flash
SST39SF010A / SST39SF020A / SST39SF040
©2010 Silicon Storage Technology, Inc.
ADDRESS A
FIGURE 11: WE# Controlled Chip-Erase Timing Diagram
FIGURE 12: Software ID Entry and Read
ADDRESS A
DQ
DQ
WE#
MS-0
CE#
OE#
WE#
CE#
OE#
14-0
7-0
7-0
Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are
interchageable as long as minimum timings are met. (See Table 10)
SA X = Sector Address
A MS = Most significant address
A MS = A 16 for SST39SF010A, A 17 for SST39SF020A, and A 18 for SST39SF040
5555
5555
Device ID = B5H for SST39SF010A, B6H for SST39SF020A, and B7H for SST39SF040
T
T
SW0
AA
SW0
WP
WP
AA
Three-byte Sequence for
2AAA
2AAA
Software ID Entry
SW1
SW1
55
55
SIX-BYTE CODE FOR CHIP-ERASE
T
WPH
5555
5555
SW2
80
SW2
90
5555
SW3
13
T
AA
IDA
2AAA
SW4
0000
55
T
BF
AA
5555
0001
Device ID
SW5
10
T
SCE
S71147-09-000
1147 F17.1
Data Sheet
1147 F09.2
01/10