MAX7317ATE+GH7 Maxim Integrated, MAX7317ATE+GH7 Datasheet
MAX7317ATE+GH7
Specifications of MAX7317ATE+GH7
Related parts for MAX7317ATE+GH7
MAX7317ATE+GH7 Summary of contents
Page 1
... GND Pin Configurations appear at end of data sheet. Functional Diagrams continued at end of data sheet. UCSP is a trademark of Maxim Integrated Products, Inc. For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim’s website at www.maximintegrated.com. ♦ High-Speed, 26MHz SPI™-/QSPI-™/MICROWIRE™- Compatible Serial Interface ♦ ...
Page 2
... MIN TYP 2.25 = +25°C 0. +85°C A MIN = MIN MAX = +25°C 385 +85°C A MIN = MIN MAX 0 -0 +25°C.) A MAX UNITS 3. 1.5 1.7 µA 1.9 620 µA 680 730 V 0 +0.2 µ Maxim Integrated ...
Page 3
... DIN Hold Time Output Data Propagation Delay DOUT Output Rise and Fall Times Minimum CS Pulse High Note 1: All parameters are tested at T Note 2: Guaranteed by design. SCLK CS DIN DOUT Maxim Integrated = unless otherwise noted. Typical values are 3.3V MIN MAX CONDITIONS ...
Page 4
... Serial-Data Input. Data from DIN loads into the internal 16-bit shift register on SCLK’s rising edge. Positive Supply Voltage. Bypass V+ to GND with a 0.047µF ceramic capacitor. Exposed Pad on Package Underside. Connect to GND. SUPPLY CURRENT (I+) vs. TEMPERATURE 0 3.3V 0.4 0 2.25V 0.1 0 -40 -25 - 110 125 TEMPERATURE (°C) Pin Description FUNCTION V+ = 3.6V Maxim Integrated ...
Page 5
... The 10 registers, 0x00 through 0x09, control an I/O port each (Table 4). Four pseudo-register addresses, 0x0A through 0x0D, allow groups of outputs to be set to the Maxim Integrated same value with a single command by writing the same data to multiple output registers. The MAX7317 communicates through an SPI-compati- ble 4-wire serial interface ...
Page 6
... CODE (hex) 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0A 0x0B 0x0C 0x0D 0x0E 0x0F 0x13 0x20 0x7D Maxim Integrated ...
Page 7
... Writes ports P4 through P7 with same level Reads port P4 level Write ports P8 and P9 with same level Read port P8 level Maxim Integrated together, and providing an individual CS per the to the 4-Wire Bus MAX7317 device (Figure 2). This connection works regardless of the configuration of DOUT/OSC, but does not allow the MAX7317s to be read ...
Page 8
... DOUT; the second 8 bits are the contents of the register addressed by bits D14 through D8 in step 3. D10 LSB MSB CS1 CS2 MAX7317 DIN DIN SCLK SCLK Reading Device Registers DATA CS3 MAX7317 MAX7317 DIN SCLK D1 D0 LSB Maxim Integrated ...
Page 9
... Figure 3. MAX7317 Daisy-Chain Connection CS t CSS SCLK t DS DIN D15 DOUT Figure 4. Timing Diagram CS SCLK D15 DIN D14 D13 = 0 DOUT Figure 5. 16-Bit Write Transmission to the MAX7317 Maxim Integrated DIN DOUT DIN CS CS MAX7317 SCLK SCLK D14 D1 D12 D11 D10 ...
Page 10
... For the QFN version, connect the underside exposed pad to GND. TRANSISTOR COUNT: 14,865 PROCESS: BiCMOS N-7 N-6 N-5 N-4 N-3 N-2 N-1 N-22 N-21 N-20 N-19 N-18 N-17 . Power-Supply Considerations Chip Information Pin Configurations (continued) TOP VIEW SCLK MAX7317AEE GND 8 9 QSOP N N-16 V+ DIN DOUT Maxim Integrated ...
Page 11
... SPI-Interfaced I/O Expander with Overvoltage and Hot-Insertion Protection (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.) Maxim Integrated MAX7317 Package Information PACKAGE OUTLINE, QSOP .150", .025" LEAD PITCH ...
Page 12
... T1633F-3 0.65 0.95 0.80 0. 0.95 1.25 T1633-4 1.10 0. 0.02 0.05 0 0.02 0.05 0.20 REF 0.20 REF - - - - 0.25 The Maxim logo and Maxim Integrated are trademarks of Maxim Integrated Products, Inc PACKAGE OUTLINE 12, 16L, THIN QFN, 3x3x0.8mm 1 21-0136 DOWN PIN ID JEDEC BONDS NOM. MAX. ...