74LVCH162374APAG IDT, 74LVCH162374APAG Datasheet
74LVCH162374APAG
Specifications of 74LVCH162374APAG
Related parts for 74LVCH162374APAG
74LVCH162374APAG Summary of contents
Page 1
... SEVEN OTHER CHANNELS The IDT logo is a registered trademark of Integrated Device Technology, Inc. INDUSTRIAL TEMPERATURE RANGE © 2006 Integrated Device Technology, Inc. 3.3V CMOS 16-BIT EDGE TRIGGERED D-TYPE FLIP- FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD DESCRIPTION: The LVCH162374A 16-bit edge-triggered D-type flip-flop is built using advanced dual metal CMOS technology ...
Page 2
... IDT74LVCH162374A 3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP PIN CONFIGURATION GND GND GND ...
Page 3
... IDT74LVCH162374A 3.3V CMOS 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Operating Condition –40°C to +85°C A Symbol Parameter V Input HIGH Voltage Level IH V Input LOW Voltage Level IL I Input Leakage Current High Impedance Output Current ...
Page 4
... PLZ t Set-up Time HIGH or LOW, xDx before xCLK SU t Hold Time HIGH or LOW, xDx after xCLK H t xCLK Pulse Width HIGH or LOW W (2) t (o) Output Skew SK NOTES: 1. See TEST CIRCUITS AND WAVEFORMS Skew between any two outputs of the same package and switching in the same direction. ...
Page 5
... HIGH Enable and Disable Times DATA INPUT TIMING INPUT t REM CONTROL CONTROL Set-up, Hold, and Release Times LOW-HIGH-LOW PULSE t W HIGH-LOW-HIGH PULSE Pulse Width LVC Link PLZ V ...
Page 6
... H 74 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com 6 INDUSTRIAL TEMPERATURE RANGE Shrink Small Outline Package SSOP - Green Thin Shrink Small Outline Package TSSOP - Green 16-Bit Edge Triggered D-Type Flip-Flop Double-Density with Resistors, ±12mA Bus-hold -40°C to +85°C for Tech Support: logichelp@idt.com ...