74FCT163827APAG8 IDT, 74FCT163827APAG8 Datasheet

no-image

74FCT163827APAG8

Manufacturer Part Number
74FCT163827APAG8
Description
Buffers & Line Drivers
Manufacturer
IDT
Datasheet

Specifications of 74FCT163827APAG8

Rohs
yes
Part # Aliases
IDT74FCT163827APAG8
FEATURES:
• 0.5 MICRON CMOS Technology
• Typical t
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using
• V
• CMOS power levels (0.4μ μ μ μ μ W typ. static)
• Rail-to-rail output swing for increased noise margin
• Low Ground Bounce (0.3V typ.)
• Inputs (except I/O) can be driven by 3.3V or 5V components
• Available in TSSOP package
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
INDUSTRIAL TEMPERATURE RANGE
© 2009 Integrated Device Technology, Inc.
FUNCTIONAL BLOCK DIAGRAM
IDT74FCT163827A/C
3.3V CMOS 20-BIT BUFFER
1
1
machine model (C = 200pF, R = 0)
Range
OE
OE
1
CC
A
2
1
1
= 3.3V ± 0.3V, Normal Range, or V
56
55
1
SK(o)
(Output Skew) < 250ps
TO NINE OTHER CHANNELS
CC
= 2.7V to 3.6V, Extended
3.3V CMOS 20-BIT BUFFER
2
1
Y
1
1
2
2
DESCRIPTION:
technology. These 20-bit bus drivers provide high-performance bus
interface buffering for wide data/address paths or busses carrying parity.
Two pairs of NAND-ed output enable controls offer maximum control
flexibility and are organized to operate the device as two 10-bit buffers or
one 20-bit buffer. Flow-through organization of signal pins simplifies layout.
All inputs are designed with hysteresis for improved noise margin.
ground bounce, minimal undershoot, and controlled output fall times,
reducing the need for external series terminating resistors.
devices. This feature allows the use of these devices as translators in a
mixed 3.3V/5V supply system.
OE
OE
2
A
The FCT163827 20-bit buffer is built using advanced dual metal CMOS
The FCT163827 has series current limiting resistors. This offers low
The inputs of the FCT163827 can be driven from either 3.3V or 5V
2
1
1
28
29
42
TO NINE OTHER CHANNELS
INDUSTRIAL TEMPERATURE RANGE
IDT74FCT163827A/C
SEPTEMBER 2009
15
DSC-3083/9
2
Y
1

Related parts for 74FCT163827APAG8

74FCT163827APAG8 Summary of contents

Page 1

... NINE OTHER CHANNELS The IDT logo is a registered trademark of Integrated Device Technology, Inc. INDUSTRIAL TEMPERATURE RANGE © 2009 Integrated Device Technology, Inc. 3.3V CMOS 20-BIT BUFFER DESCRIPTION: The FCT163827 20-bit buffer is built using advanced dual metal CMOS technology. These 20-bit bus drivers provide high-performance bus interface buffering for wide data/address paths or busses carrying parity ...

Page 2

... IDT74FCT163827A/C 3.3V CMOS 20-BIT BUFFER PIN CONFIGURATION GND GND GND ...

Page 3

... IDT74FCT163827A/C 3.3V CMOS 20-BIT BUFFER DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Industrial –40°C to +85° 2. Symbol Parameter V Input HIGH Level (Input pins) IH Input HIGH Level (I/O pins) V Input LOW Level (Input and I/O pins) Guaranteed Logic LOW Level ...

Page 4

... IDT74FCT163827A/C 3.3V CMOS 20-BIT BUFFER POWER SUPPLY CHARACTERISTICS Symbol Parameter ΔI Quiescent Power Supply Current CC TTL Inputs HIGH I Dynamic Power Supply CCD (4) Current (6) I Total Power Supply Current C NOTES: 1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type. ...

Page 5

... IDT74FCT163827A/C 3.3V CMOS 20-BIT BUFFER SWITCHING CHARACTERISTICS OVER OPERATING RANGE Symbol Parameter t Propagation Delay PLH t xAx to xYx PHL t Output Enable Time PZH t xOEx to xYx PZL t Output Disable Time PHZ t xOEx to xYx PLZ (3) t (o) Output Skew SK NOTES: 1. See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays. ...

Page 6

... V is below 3V, input voltage swings should be adjusted not to exceed INDUSTRIAL TEMPERATURE RANGE Test Switch Open Drain 6V Enable Low GND Open of the Pulse Generator. OUT PULSE t W PULSE Pulse Width ENABLE DISABLE t t PZL PLZ 3V SWITCH 1.5V 6V LOW t t PZH PHZ SWITCH 1.5V ...

Page 7

... ORDERING INFORMATION XX FCT XXX XXXX Device Type Temp. Range Family Datasheet Document History 09/28/09 Pg. 7 Updated the ordering information by removing the "IDT" notation and non RoHS part. CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 X Package PAG 827A 827C 163 ...

Related keywords