74ALVCH162373PAG IDT, 74ALVCH162373PAG Datasheet
![no-image](/images/no-image-200.jpg)
74ALVCH162373PAG
Specifications of 74ALVCH162373PAG
Related parts for 74ALVCH162373PAG
74ALVCH162373PAG Summary of contents
Page 1
... OTHER CHANNELS IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. INDUSTRIAL TEMPERATURE RANGE © 2009 Integrated Device Technology, Inc. 3.3V CMOS 16-BIT TRANS- PARENT D-TYPE LATCH WITH 3-STATE OUTPUTS AND BUS-HOLD DESCRIPTION: This 16-bit transparent D-type latch is built using advanced dual metal CMOS technology ...
Page 2
... IDT74ALVCH162373 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS PIN CONFIGURATION GND GND GND ...
Page 3
... IDT74ALVCH162373 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Operating Condition –40°C to +85°C A Symbol Parameter V Input HIGH Voltage Level IH V Input LOW Voltage Level IL I Input HIGH Current ...
Page 4
... IDT74ALVCH162373 3.3V CMOS 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS OUTPUT DRIVE CHARACTERISTICS Symbol Parameter V Output HIGH Voltage OH V Output LOW Voltage OL NOTE and V must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate V ...
Page 5
... HIGH T 0V Enable and Disable Times DATA INPUT t SU TIMING INPUT t REM CONTROL CONTROL Set-up, Hold, and Release Times LOW-HIGH-LOW PULSE t W HIGH-LOW-HIGH PULSE Pulse Width PHL ALVC Link DIS ABLE V T ...
Page 6
... Shrink Small Outline Package - Green Thin Shrink Small Outline Package - Green PAG 16-Bit Transparent D-Type Latch with 3-State Outputs 373 162 Double-Density with Resistors, ±12mA H Bus-Hold – 40°C to +85°C 74 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com 6 INDUSTRIAL TEMPERATURE RANGE for Tech Support: logichelp@idt.com ...