MAX9121EUE-T Maxim Integrated, MAX9121EUE-T Datasheet
MAX9121EUE-T
Specifications of MAX9121EUE-T
Related parts for MAX9121EUE-T
MAX9121EUE-T Summary of contents
Page 1
... Simplifies PC Board Layout Reduces Crosstalk o Pin Compatible with DS90LV048A o Guaranteed 500Mbps Data Rate o 300ps Pulse Skew (max) o Conform to ANSI TIA/EIA-644 LVDS Standard o Single +3.3V Supply o Fail-Safe Circuit PART MAX9121EUE MAX9121ESE MAX9122EUE MAX9122ESE Pin Configuration appears at end of data sheet. Applications LVTTL/LVCMOS DATA INPUT Ordering Information TEMP ...
Page 2
Quad LVDS Line Receivers with Integrated Termination and Flow-Through Pinout ABSOLUTE MAXIMUM RATINGS V to GND ...........................................................-0.3V to +4.0V CC IN_+, IN_- to GND .................................................-0.3V to +4.0V EN GND ...........................................-0. OUT_ to GND .............................................-0. ...
Page 3
Integrated Termination and Flow-Through Pinout DC ELECTRICAL CHARACTERISTICS (continued +3.0V to +3.6V, differential input voltage | -40°C to +85°C. Typical values are PARAMETER SYMBOL LOGIC INPUTS (EN, EN) Input High Voltage Input ...
Page 4
Quad LVDS Line Receivers with Integrated Termination and Flow-Through Pinout AC ELECTRICAL CHARACTERISTICS (continued +3.0V to +3.6V 15pF, differential input voltage | /2|, input rise and fall time = 1ns (20% to 80%), ...
Page 5
Integrated Termination and Flow-Through Pinout (V = +3.3V +1.2V 0.2V OUTPUT LOW VOLTAGE vs. SUPPLY VOLTAGE 100 3.0 3.3 SUPPLY VOLTAGE (V) DIFFERENTIAL ...
Page 6
Quad LVDS Line Receivers with Integrated Termination and Flow-Through Pinout PIN NAME IN_- Inverting Differential Receiver Inputs IN_+ Noninverting Differential Receiver Inputs Receiver Enable Inputs. When EN = high and EN = ...
Page 7
Integrated Termination and Flow-Through Pinout IN2 V - 0.3V CC IN_+ R IN1 R IN1 IN_- MAX9121 Figure 1. Input with Fail-Safe Network received. Open or undriven terminated input conditions can occur when a cable is disconnected ...
Page 8
Quad LVDS Line Receivers with Integrated Termination and Flow-Through Pinout GENERATOR** Figure 2. Propagation Delay and Transition Time Test Circuit IN_- IN_ IN_+ IN_- NOTE ...
Page 9
Integrated Termination and Flow-Through Pinout Figure 4. High-Impedance Delay Test Circuit EN WHEN EN = GND OR OPEN EN WHEN OUTPUT WHEN V = -100mV ID OUTPUT WHEN V = +100mV ID Figure 5. High-Impedance Delay ...
Page 10
Quad LVDS Line Receivers with Integrated Termination and Flow-Through Pinout IN1+ IN1- IN2+ IN2- IN3+ IN3- IN4+ IN4 TOP VIEW 10 ______________________________________________________________________________________ V CC IN1+ OUT1 107Ω IN1- IN2+ OUT2 107Ω IN2- IN3+ OUT3 107Ω IN3- IN4+ OUT4 ...
Page 11
Integrated Termination and Flow-Through Pinout ______________________________________________________________________________________ Quad LVDS Line Receivers with Package Information 11 ...
Page 12
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 12 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2001 Maxim Integrated Products ...