72241L10J IDT, 72241L10J Datasheet - Page 6
![no-image](/images/no-image-200.jpg)
72241L10J
Manufacturer Part Number
72241L10J
Description
FIFO
Manufacturer
IDT
Datasheet
1.72221L15PF.pdf
(14 pages)
Specifications of 72241L10J
Part # Aliases
IDT72241L10J
©
Write Enable 2/Load (WEN2/LD) pin is set LOW and both Read Enables (REN1,
REN2) are set LOW. Data can be read on the LOW-to-HIGH transition of the
Read Clock (RCLK).
8
8
8
8
IDT72421/72201/72211/72221/72231/72241/72251 CMOS SyncFIFO™
64 x 9, 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
The contents of the offset registers can be read on the output lines when the
IDT72231 - 2,048 x 9-BIT
7
7
Empty Offset (LSB) Reg.
Full Offset (LSB) Reg.
Default Value 007H
Default Value 007H
8
8
8
8
8
8
8
8
2
2
IDT72421 - 64 x 9-BIT
(MSB)
(MSB)
IDT72211 - 512 x 9-BIT
000
000
7
7
6
6 5
Empty Offset (LSB)
0
0
0
0
Default Value 007H
Default Value 007H
5
Full Offset (LSB)
Empty Offset (LSB) Reg.
Full Offset (LSB) Reg.
Default Value 007H
Default Value 007H
Figure 3. Offset Register Location and Default Values
1
1
(MSB)
(MSB)
0
0
8
8
8
8
0
0
0
0
0
0
0
0
IDT72241 - 4,096 x 9-BIT
7
7
Empty Offset (LSB)
Full Offset (LSB)
Default Value 007H
Default Value 007H
6
registers.
3
3
A read and write should not be performed simultaneously to the offset
(MSB)
(MSB)
0000
0000
8
8
8
8
8
8
8
8
0
0
0
0
IDT72221 - 1,024 x 9-BIT
IDT72201 - 256 x 9-BIT
7
7
7
7
Empty Offset (LSB) Reg.
Full Offset (LSB) Reg.
Empty Offset (LSB) Reg.
Full Offset (LSB) Reg.
Default Value 007H
Default Value 007H
Default Value 007H
Default Value 007H
8
8
8
8
COMMERCIAL AND INDUSTRIAL
1
IDT72251 8,192 x 9-BIT
1
(MSB)
(MSB)
00
00
7
7
TEMPERATURE RANGES
0
0
0
0
0
0
0
0
Empty Offset (LSB)
Full Offset (LSB)
Default Value 007H
Default Value 007H
4
4
OCTOBER 22, 2008
(MSB)
(MSB)
00000
00000
2655 drw 05
0
0
0
0