93LC66C-I/SN Microchip Technology, 93LC66C-I/SN Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
93LC66C-I/SN
Manufacturer Part Number
93LC66C-I/SN
Description
IC EEPROM 4KBIT 3MHZ 8SOIC
Manufacturer
Microchip Technology
Specifications of 93LC66C-I/SN
Memory Size
4K (512 x 8 or 256 x 16)
Package / Case
8-SOIC (3.9mm Width)
Operating Temperature
-40°C ~ 85°C
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Speed
3MHz
Interface
Microwire, 3-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Organization
256 K x 16 or 512 x 8
Interface Type
Microwire
Maximum Clock Frequency
2 MHz
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.5 V
Maximum Operating Current
2 mA
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Supply Voltage
2.5 V, 5.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
93LC66C-I/SNG
93LC66C-I/SNG
93LC66C-I/SNG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
93LC66C-I/SN
Manufacturer:
MICROCHIP
Quantity:
12 000
2.9
The Write All (WRAL) instruction will write the entire
memory array with the data specified in the command.
For 93AA66A/B/C and 93LC66A/B/C devices, after the
last data bit is clocked into DI, the falling edge of CS
initiates the self-timed auto-erase and programming
cycle. For 93C66A/B/C devices, the self-timed auto-
erase and programming cycle is initiated by the rising
edge of CLK on the last data bit. Clocking of the CLK
pin is not necessary after the device has entered the
WRAL cycle. The WRAL command does include an
automatic ERAL cycle for the device. Therefore, the
WRAL instruction does not require an ERAL instruction,
but the chip must be in the EWEN status.
FIGURE 2-10:
FIGURE 2-11:
© 2008 Microchip Technology Inc.
CLK
CLK
DO
DO
CS
CS
V
DI
DI
CC
must be ≥4.5V for proper operation of WRAL.
Write All (WRAL)
93AA66A/B/C, 93LC66A/B/C, 93C66A/B/C
1
1
High-Z
High-Z
WRAL TIMING FOR 93AA AND 93LC DEVICES
WRAL TIMING FOR 93C DEVICES
0
0
0
0
0
0
1
1
x
x
•••
•••
x
x
The DO pin indicates the Ready/
device if CS is brought high after a minimum of 250 ns
low (T
V
Dx
Dx
CC
Note:
must be ≥ 4.5V for proper operation of WRAL.
CSL
•••
•••
).
D0
D0
Issuing a Start bit and then taking CS low
will clear the Ready/
T
T
CSL
CSL
T
WL
T
WL
Busy
Busy
T
T
SV
SV
Ready
Ready
Busy
Busy
DS21795D-page 11
H
H
status from DO.
IGH
IGH
T
T
-Z
status of the
-Z
CZ
CZ