89HPES32T8ZHBXG IDT, 89HPES32T8ZHBXG Datasheet - Page 3
![no-image](/images/no-image-200.jpg)
89HPES32T8ZHBXG
Manufacturer Part Number
89HPES32T8ZHBXG
Description
Peripheral Drivers & Components - PCIs
Manufacturer
IDT
Datasheet
1.89HPES32T8ZHBXG.pdf
(37 pages)
Specifications of 89HPES32T8ZHBXG
Product Category
Peripheral Drivers & Components - PCIs
Rohs
yes
Part # Aliases
IDT89HPES32T8ZHBXG
SMBus Interface
every configuration register in the device to be read or written by an external agent. The master interface allows the default configuration register
values of the PES32T8 to be overridden following a reset with values programmed in an external serial EEPROM. The master interface is also used
by an external Hot-Plug I/O expander.
the slave interface, these address pins allow the SMBus address to which the device responds to be configured. In the master interface, these
address pins allow the SMBus address of the serial configuration EEPROM from which data is loaded to be configured. The SMBus address is set up
on negation of PERSTN by sampling the corresponding address pins. When the pins are sampled, the resulting address is assigned as shown in
Table 1.
IDT 89PES32T8 Data Sheet
The PES32T8 contains two SMBus interfaces. The slave interface provides full access to the configuration registers in the PES32T8, allowing
Six pins make up each of the two SMBus interfaces. These pins consist of an SMBus clock pin, an SMBus data pin, and 4 SMBus address pins. In
Note: The configurations in the above diagram show the maximum port widths. The PES32T8 can negotiate to narrower port widths — x4,
x2, or x1.
x4 x4 x4
x4 x4 x4
PCIe x4
PCIe x4
PES32T8
PES32T8
x4
x4
8-port
8-port
x4
x4
x4
x4
x4
x4
x4
x4
x4
x4
PCIe x8
PCIe x8
PES32T8
PES32T8
Bit
Table 1 Master and Slave SMBus Address Assignment
x4 x4
x4 x4
1
2
3
4
5
6
7
7-port
7-port
x4
x4
x4
Figure 3 Configuration Options
x4
x4
SSMBADDR[1]
SSMBADDR[2]
SSMBADDR[3]
SSMBADDR[5]
x8
x8
x8
x8
Address
SMBus
Slave
3 of 37
x4
x4
x4
x4
x4
x4
PCIe x8
PCIe x8
PES32T8
PES32T8
0
1
1
6-port
6-port
x4
x4
x4
x4
x4
x4
x4
x4
x4
x4
x4
x4
x4
x4
x4
x4
x4
x4
MSMBADDR[1]
MSMBADDR[2]
MSMBADDR[3]
MSMBADDR[4]
Address
Master
SMBus
x8
x8
x8
x8
PCIe x8
PCIe x8
5-port
5-port
PES32T8
PES32T8
1
0
1
x8
x8
x8
x8
x4
x4
x4
x4
x4
x4
x4
x4
x8
x8
PCIe x8
PCIe x8
4-port
4-port
PES32T8
PES32T8
x8
x8
March 25, 2008
x8
x8