25LC040/SN Microchip Technology, 25LC040/SN Datasheet

no-image

25LC040/SN

Manufacturer Part Number
25LC040/SN
Description
IC EEPROM 4KBIT 2MHZ 8SOIC
Manufacturer
Microchip Technology
Datasheet

Specifications of 25LC040/SN

Memory Size
4K (512 x 8)
Package / Case
8-SOIC (3.9mm Width)
Operating Temperature
0°C ~ 70°C
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Speed
2MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Organization
512 x 8
Interface Type
SPI
Maximum Clock Frequency
2 MHz
Access Time
5 ms
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.5 V
Maximum Operating Current
5 mA
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Operating Supply Voltage
2.5 V, 5.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
25LC40/SN

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
25LC040/SN
Manufacturer:
MCP
Quantity:
3 383
Part Number:
25LC040/SN
Manufacturer:
MICROCHIP
Quantity:
12 000
Device Selection Table
Features:
• Low-power CMOS technology:
• 512 x 8-bit organization
• 16 byte page
• Write cycle time: 5 ms max.
• Self-timed Erase and Write cycles
• Block write protection:
• Built-in write protection:
• Sequential read
• High reliability:
• 8-pin PDIP, SOIC and TSSOP packages
• Temperature ranges supported:
Description:
The Microchip Technology Inc. 25AA040/25LC040/
25C040 (25XX040
Erasable PROM. The memory is accessed via a simple
Serial Peripheral Interface (SPI) compatible serial bus.
The bus signals required are a clock input (SCK) plus
separate data in (SI) and data out (SO) lines. Access to
the device is controlled through a Chip Select (CS)
input.
© 2006 Microchip Technology Inc.
*25XX040 is used in this document as a generic part number
for the 25AA040/25LC040/25C040 devices.
25AA040
25LC040
25C040
- Write current: 3 mA, typical
- Read current: 500 A, typical
- Standby current: 500 nA, typical
- Protect none, 1/4, 1/2 or all of array
- Power on/off data protection circuitry
- Write enable latch
- Write-protect pin
- Endurance: 1M cycles
- Data retention: > 200 years
- ESD protection: > 4000V
- Industrial (I):
- Automotive (E) (25C040):
Number
Part
1.8-5.5V
2.5-5.5V
4.5-5.5V
Range
V
*
CC
) is a 4 Kbit serial Electrically
Max. Clock
Frequency
4K SPI Bus Serial EEPROM
1 MHz
2 MHz
3 MHz
-40 C to +85 C
-40°C to +125°C
25AA040/25LC040/25C040
Ranges
Temp.
I,E
I
I
Communication to the device can be paused via the
hold pin (HOLD). While the device is paused, transi-
tions on its inputs will be ignored, with the exception of
Chip Select, allowing the host to service higher priority
interrupts. Also, write operations to the device can be
disabled via the write-protect pin (WP).
Package Types
Block Diagram
HOLD
SCK
WP
SO
CS
SI
TSSOP
SOIC
PDIP
I/O Control
STATUS
Register
Not recommended for new designs –
Please use 25AA040A or 25LC040A.
Logic
HOLD
V
V
WP
WP
CS
SO
SO
CS
V
SS
SS
CS
SO
CC
V
V
1
2
3
4
CC
1
2
3
4
SS
Memory
1
2
3
4
Control
Logic
8
7
6
5
XDEC
8
7
6
5
8
7
6
5
SCK
SI
V
WP
DS21204E-page 1
V
HOLD
SCK
SI
V
HOLD
SCK
SI
Sense Amp.
R/W Control
SS
Y Decoder
CC
CC
HV Generator
EEPROM
Latches
Page
Array

Related parts for 25LC040/SN

25LC040/SN Summary of contents

Page 1

... Chip Select (CS) input. *25XX040 is used in this document as a generic part number for the 25AA040/25LC040/25C040 devices. © 2006 Microchip Technology Inc. Not recommended for new designs – Please use 25AA040A or 25LC040A. 25AA040/25LC040/25C040 Communication to the device can be paused via the hold pin (HOLD) ...

Page 2

... 2.5V — 5.5V CC — 2.5V CC — — +1. 1. 4.5V to 5.5V (25C040 only) CC Test Conditions 2.7V (Note) 2.7V (Note) < 2. OUT 3.0 MHz Open CLK = 2.0 MHz Open CLK = 5.5V, Inputs tied 2.5V, Inputs tied © 2006 Microchip Technology Inc. ...

Page 3

... Note 1: This parameter is periodically sampled and not 100% tested. 2: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from our web site: www.microchip.com. © 2006 Microchip Technology Inc. 25AA040/25LC040/25C040 Industrial (I -40° ...

Page 4

... SERIAL INPUT TIMING CS 2 Mode 1,1 Mode 0,0 SCK MSB in SO FIGURE 1-3: SERIAL OUTPUT TIMING SCK 13 MSB out SO SI DS21204E-page High-impedance n Don’t Care High-impedance 14 Don’t Care LSB in 3 Mode 1,1 Mode 0,0 15 ISB out © 2006 Microchip Technology Inc. ...

Page 5

... TABLE 1-3: AC TEST CONDITIONS AC Waveform 0. 0. 4.0V HI Timing Measurement Reference Level Input Output Note 1: For V 4. For V > 4.0V CC © 2006 Microchip Technology Inc. 25AA040/25LC040/25C040 FIGURE 1-4: — (Note 1) (Note TEST CIRCUIT 2.25 K 100 pF 1.8 K DS21204E-page 5 ...

Page 6

... To resume serial communication, HOLD must be brought high while the SCK pin is low, otherwise serial communication will not resume. Lowering the HOLD line at any time will tri-state the SO line. © 2006 Microchip Technology Inc. ...

Page 7

... Note the 9 address bit necessary to fully address 512 bytes. 8 © 2006 Microchip Technology Inc. 25AA040/25LC040/25C040 3.3 Write Sequence Prior to any attempt to write data to the 25XX040, the write enable latch must be set by issuing the WREN instruction (Figure 3-4). This is done by setting CS low and then clocking out the proper instruction into the 25XX040 ...

Page 8

... FIGURE 3-3: PAGE WRITE SEQUENCE SCK Instruction SCK Data Byte DS21204E-page Lower Address Byte Lower Address Byte High-impedance Lower Address Byte Data Byte Don’t Care Data Out Data Byte Data Byte Data Byte n (16 max © 2006 Microchip Technology Inc. ...

Page 9

... SI SO FIGURE 3-5: WRITE DISABLE SEQUENCE CS SCK SI SO © 2006 Microchip Technology Inc. 25AA040/25LC040/25C040 The following is a list of conditions under which the write enable latch will be reset: • Power-up See • WRDI instruction successfully executed • WRSR instruction successfully executed • WRITE instruction successfully executed • ...

Page 10

... See Figure 3-7 for WRSR timing sequence. 0 ’, no write is TABLE 3-2: BP1 ’, the latch 1 0 ’, the latch Data from STATUS register Data to STATUS register High-impedance ARRAY PROTECTION Array Addresses BP0 Write-Protected none 0 upper 1/4 1 (0180h-01FFh) upper 1/2 0 (0100h-01FFh) all 1 (0000h-01FFh © 2006 Microchip Technology Inc. ...

Page 11

... WP WEL Protected Blocks Low X High 0 High 1 © 2006 Microchip Technology Inc. 25AA040/25LC040/25C040 3.8 Power-On State The 25XX040 powers on in the following state: • The device is in low-power Standby mode ( • The write enable latch is reset • high-impedance state • A low level required to enter active state ...

Page 12

... In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. DS21204E-page 12 Example: 25AA040 e I/P 3 1L7 0601 Example: 25AA040I 0601 1L7 Example: 5A4X 0601 1L7 © 2006 Microchip Technology Inc. ...

Page 13

... Notes: Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010” (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-018 © 2006 Microchip Technology Inc. 25AA040/25LC040/25C040 Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www ...

Page 14

... A2 NOM MAX 8 1.27 1.55 1.75 1.42 1.55 0.18 0.25 6.02 6.20 3.91 3.99 4.90 5.00 0.38 0.51 0.62 0. 0.23 0.25 0.42 0. © 2006 Microchip Technology Inc. ...

Page 15

... BSC: Basic Dimension. Theoretically exact value shown without tolerances. See ASME Y14.5M REF: Reference Dimension, usually without tolerance, for information purposes only. See ASME Y14.5M Drawing No. C04-086 © 2006 Microchip Technology Inc. 25AA040/25LC040/25C040 Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www ...

Page 16

... APPENDIX A: REVISION HISTORY Revision D Corrections to Section 1.0, Electrical Characteristics. Revision E (8/2006) Added note to page 1 header (Not recommended for new designs). Added note to package drawings. Updated document format DS21204E-page 16 © 2006 Microchip Technology Inc. ...

Page 17

... To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions. © 2006 Microchip Technology Inc. 25AA040/25LC040/25C040 CUSTOMER SUPPORT Users of Microchip products can receive assistance through several channels: • ...

Page 18

... What deletions from the document could be made without affecting the overall usefulness there any incorrect or misleading information (what and where)? 7. How would you improve this document? DS21204E-page 18 Total Pages Sent ________ FAX: (______) _________ - _________ N Literature Number: DS21204E © 2006 Microchip Technology Inc. ...

Page 19

... C to +125 C Package Plastic DIP (300 mil body), 8-lead SN = Plastic SOIC (150 mil body), 8-lead ST = Plastic TSSOP (4.4 mm body), 8-lead © 2006 Microchip Technology Inc. 25AA040/25LC040/25C040 Examples: XXX a) 25AA040-I/P: Industrial Temp., Pattern PDIP package b) 25AA040-I/SN: Industrial Temp., SOIC package c) 25AA040T-I/SN: Tape and Reel, Industrial Temp ...

Page 20

... NOTES: DS21204E-page 20 © 2006 Microchip Technology Inc. ...

Page 21

... Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...

Page 22

... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2006 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-3910 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...

Related keywords