25LC160B-I/SN Microchip Technology, 25LC160B-I/SN Datasheet

no-image

25LC160B-I/SN

Manufacturer Part Number
25LC160B-I/SN
Description
IC EEPROM 16KBIT 10MHZ 8SOIC
Manufacturer
Microchip Technology
Datasheets

Specifications of 25LC160B-I/SN

Memory Size
16K (2K x 8)
Package / Case
8-SOIC (3.9mm Width)
Operating Temperature
-40°C ~ 85°C
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Speed
10MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Organization
2 K x 8
Interface Type
SPI
Maximum Clock Frequency
5 MHz
Access Time
100 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.5 V
Maximum Operating Current
6 mA
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Supply Voltage
2.5 V, 5.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Device Selection Table
Features:
• Max. Clock 10 MHz
• Low-Power CMOS Technology
• 2048 x 8-bit Organization
• 16-Byte Page (‘A’ version devices)
• 32-Byte Page (‘B’ version devices)
• Write Cycle Time: 5 ms max.
• Self-Timed Erase and Write Cycles
• Block Write Protection:
• Built-In Write Protection:
• Sequential Read
• High Reliability:
• Temperature Ranges Supported:
• Pb-Free and RoHS Compliant
Pin Function Table
© 2007 Microchip Technology Inc.
- Protect none, 1/4, 1/2 or all of array
- Power-on/off data protection circuitry
- Write enable latch
- Write-protect pin
- Endurance: 1,000,000 erase/write cycles
- Data retention: > 200 years
- ESD protection: > 4000V
- Industrial (I):
- Automotive (E):
Part Number
25LC160A
25AA160A
25LC160B
25AA160B
HOLD
Name
SCK
V
V
WP
SO
CS
SI
CC
SS
Chip Select Input
Serial Data Output
Write-Protect
Ground
Serial Data Input
Serial Clock Input
Hold Input
Supply Voltage
V
CC
2.5-5.5V
1.8-5.5V
2.5-5.5V
1.8-5.5V
16K SPI Bus Serial EEPROM
Range
Function
-40°C to +85°C
-40°C to +125°C
25AA160A/B, 25LC160A/B
Page Size
16 Byte
16 Byte
32 Byte
32 Byte
Description:
The
25LC160A/B (25XX160A/B
Electrically Erasable PROMs. The memory is accessed
via a simple Serial Peripheral Interface (SPI)
compatible serial bus. The bus signals required are a
clock input (SCK) plus separate data in (SI) and data
out (SO) lines. Access to the device is controlled
through a Chip Select (CS) input.
Communication to the device can be paused via the
hold pin (HOLD). While the device is paused, transi-
tions on its inputs will be ignored, with the exception of
Chip Select, allowing the host to service higher priority
interrupts.
The 25XX160A/B is available in standard Pb-free pack-
ages including 8-lead PDIP and SOIC, and advanced
packaging including 8-lead MSOP, and 8-lead TSSOP.
Package Types (not to scale)
*25XX160A/B is used in this document as a generic part
number for the 25AA160A/B, 25LC160A/B devices.
V
WP
SO
CS
Temp. Ranges
SS
Microchip
TSSOP/MSOP
1
2
3
4
I,E
I,E
(ST, MS)
I
I
8
7
6
5
Technology
V
HOLD
SCK
SI
CC
*
) are 16 Kbit Serial
P, SN, ST, MS
P, SN, ST, MS
P, SN, ST, MS
P, SN, ST, MS
V
WP
CS
SO
SS
Packages
Inc.
PDIP/SOIC
1
2
3
4
DS21807D-page 1
(P, SN)
25AA160A/B,
8
7
6
5
V
HOLD
SCK
SI
CC

Related parts for 25LC160B-I/SN

25LC160B-I/SN Summary of contents

Page 1

... Device Selection Table Part Number V Range CC 25LC160A 2.5-5.5V 25AA160A 1.8-5.5V 25LC160B 2.5-5.5V 25AA160B 1.8-5.5V Features: • Max. Clock 10 MHz • Low-Power CMOS Technology • 2048 x 8-bit Organization • 16-Byte Page (‘A’ version devices) • 32-Byte Page (‘B’ version devices) • ...

Page 2

... V < 2. -400 μ OUT 25°C, CLK = 1.0 MHz, = 5.0V (Note) = 5.5V 10.0 MHz; CLK = 2.5V 5.0 MHz; CLK = 5.5V = 5.5V, Inputs tied -40°C +125°C AMB TO = 2.5V, Inputs tied -40°C +85°C AMB TO © 2007 Microchip Technology Inc. ...

Page 3

... Total Endurance™ Model which can be obtained from our web site: www.microchip.com begins on the rising edge of CS after a valid write sequence and ends when the internal write cycle WC is complete. © 2007 Microchip Technology Inc. Industrial (I -40°C to +85°C AMB Automotive (E -40° ...

Page 4

... E/W (N Cycles — (Note 1) (Note 1. 2.5V to 5.5V CC Test Conditions ≤ 5.5V CC < 4.5V CC < 2.5V CC ≤ 5.5V (Note 1) CC < 4.5V (Note 1) CC < 2.5V (Note 1) CC ≤ 5.5V CC < 4.5V CC < 2. OTE 2) OTE © 2007 Microchip Technology Inc. ...

Page 5

... SI HOLD FIGURE 1-2: SERIAL INPUT TIMING CS 2 Mode 1,1 Mode 0,0 SCK MSB in SO FIGURE 1-3: SERIAL OUTPUT TIMING SCK 13 MSB out SO SI © 2007 Microchip Technology Inc High-Impedance n Don’t Care High-Impedance 14 Don’t Care 25XX160A LSB in 3 Mode 1,1 ...

Page 6

... WPEN, WIP, WEL, BP1 and BP0 bits (Figure 2-6). A read attempt of a memory array location will not be possible during a write cycle. When the write cycle is completed, the write enable latch is reset. © 2007 Microchip Technology Inc. ...

Page 7

... SCK Instruction High-Impedance SO © 2007 Microchip Technology Inc. HV Generator EEPROM Memory X Array Control Logic Dec Page Latches Y Decoder Sense Amp. R/W Control Description Read data from memory array beginning at selected address Write data to memory array beginning at selected address Reset the write enable latch (disable write operations) ...

Page 8

... FIGURE 2-2: BYTE WRITE SEQUENCE SCK Instruction High-Impedance SO FIGURE 2-3: PAGE WRITE SEQUENCE SCK Instruction SCK Data Byte DS21807D-page 16-bit Address 16-bit Address Data Byte Twc Data Byte Data Byte Data Byte n (16/32 max © 2007 Microchip Technology Inc. ...

Page 9

... FIGURE 2-5: WRITE DISABLE SEQUENCE (WRDI) CS SCK SI SO © 2007 Microchip Technology Inc. The following is a list of conditions under which the write enable latch will be reset: • Power-up • WRDI instruction successfully executed • WRSR instruction successfully executed • WRITE instruction successfully executed ...

Page 10

... These bits 1 0 are set by the user issuing the WRSR instruction. These R R bits are nonvolatile, and are shown in Table 2-3. WEL WIP See Figure 2-6 for the RDSR timing sequence. ’, no write Data from STATUS Register © 2007 Microchip Technology Inc. ...

Page 11

... STATUS register are disabled. See Table 2-1 for a matrix of functionality on the WPEN bit. FIGURE 2-7: WRITE STATUS REGISTER TIMING SEQUENCE (WRSR SCK Instruction © 2007 Microchip Technology Inc. See Figure 2-7 for the WRSR timing sequence. TABLE 2-3: BP1 Data to STATUS Register 7 6 ...

Page 12

... The device is in low-power Standby mode ( • The write enable latch is reset • high-impedance state • A high-to-low-level transition required to enter active state Protected Blocks Unprotected Blocks Protected x Protected x Protected Protected STATUS Register Protected Protected Writable Writable Writable Protected Writable Writable © 2007 Microchip Technology Inc. ...

Page 13

... STATUS register write sequence will disable writing to the STATUS register internal write cycle has already begun, WP going low will have no effect on the write. © 2007 Microchip Technology Inc. 25XX160A/B The WP pin function is blocked when the WPEN bit in the STATUS register is low. This allows the user to ...

Page 14

... Example: 25LC160B e I/P 1L7 3 0628 Example: 25L160BI e SN 0628 3 1L7 Example: TSSOP 1st Line Marking Codes 5LAB I628 Device 1L7 25AA160A 25AA160B 25LC160A 25LC160B © 2007 Microchip Technology Inc. Code 5AAA 5AAB 5LAA 5LAB Code 5AAA 5AAB 5LAA 5LAB ) e 3 ...

Page 15

... D N NOTE © 2007 Microchip Technology Inc 25XX160A/B φ L DS21807D-page 15 ...

Page 16

... N NOTE DS21807D-page © 2007 Microchip Technology Inc. ...

Page 17

... N NOTE © 2007 Microchip Technology Inc φ 25XX160A/B α c β DS21807D-page 17 ...

Page 18

... DS21807D-page 18 © 2007 Microchip Technology Inc. ...

Page 19

... D N NOTE © 2007 Microchip Technology Inc 25XX160A/B φ L DS21807D-page 19 ...

Page 20

... APPENDIX A: REVISION HISTORY Revision D (10/07) Added Pb-free to Features section; Section 1.0, revised Ambient Temp.; Replaced Package Drawings; Revised Product ID section. DS21807D-page 20 © 2007 Microchip Technology Inc. ...

Page 21

... To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions. © 2007 Microchip Technology Inc. 25AA160A/B, 25LC160A/B CUSTOMER SUPPORT Users of Microchip products can receive assistance through several channels: • ...

Page 22

... What deletions from the document could be made without affecting the overall usefulness there any incorrect or misleading information (what and where)? 7. How would you improve this document? DS21807D-page 22 Total Pages Sent ________ FAX: (______) _________ - _________ N Literature Number: DS21807D © 2007 Microchip Technology Inc. ...

Page 23

... Kbit, 16-byte page, 1.8V Serial EEPROM, Industrial temp., Tape & Reel, SOIC package 25LC160BT-I/ Kbit, 32-byte page, 2.5V Serial EEPROM, Industrial temp., Tape & Reel, SOIC package 25LC160BT-I/ Kbit, 32-byte page, 2.5V Serial EEPROM, Industrial temp., Tape & Reel, TSSOP package DS21807D-page 23 ...

Page 24

... NOTES: DS21807D-page 24 © 2007 Microchip Technology Inc. ...

Page 25

... PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...

Page 26

... Fax: 886-3-572-6459 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2007 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...

Related keywords