CAT1320WI-30-T3 ON Semiconductor, CAT1320WI-30-T3 Datasheet
CAT1320WI-30-T3
Specifications of CAT1320WI-30-T3
Related parts for CAT1320WI-30-T3
CAT1320WI-30-T3 Summary of contents
Page 1
... CAT1320, CAT1321 Supervisory Circuits with Serial 32K CMOS EEPROM Description The CAT1320 and CAT1321 are complete memory and supervisory solutions for microcontroller−based systems kbit serial EEPROM memory and a system power supervisor with brown−out protection are integrated together in low power CMOS technology. ...
Page 2
Table 1. THRESHOLD VOLTAGE OPTION Part Dash Minimum Number Threshold −45 4.50 −42 4.25 −30 3.00 −28 2.85 −25 2.55 BLOCK DIAGRAM EXTERNAL LOAD D OUT ACK V CC WORDADDRESS STA RT/ ...
Page 3
PDIP (L) SOIC ( RESET A1 CAT1320 SCL SDA RESET A1 CAT1321 SCL ...
Page 4
Table 4. ABSOLUTE MAXIMUM RATINGS Parameters Temperature Under Bias Storage Temperature Voltage on any Pin with Respect to Ground (Note 1) V with Respect to Ground CC Package Power Dissipation Capability (T Lead Soldering Temperature (10 seconds) Output Short Circuit ...
Page 5
Table 6. CAPACITANCE T = 25° 1.0 MHz Symbol C (Note 1) Output Capacitance OUT C (Note 1) Input Capacitance IN Table 7. AC CHARACTERISTICS 5.5 V ...
Page 6
Table 8. RESET CIRCUIT AC CHARACTERISTICS Symbol Parameter t Reset Timeout PURST RESET output Delay RDP Glitch Reject Pulse Width GLITCH CC MR Glitch Manual Reset Glitch Immunity t MR Pulse Width MRW Table ...
Page 7
Reset Controller Description The CAT1320/21 precision Reset controllers ensure correct system operation during brownout and power up/down conditions. They are configured with opendrain RESET/RESET outputs. During power−up, the RESET/RESET output remains active until V reaches the V threshold and will ...
Page 8
MRW RESET (Input) RESET (Output) Figure 2. RESET as Manual Reset Input Operation and Timing HIGH t LOW SCL t SU:STA t HD:DAT t HD:STA SDA SDA OUT Figure 3. Bus Timing http://onsemi.com ...
Page 9
The CAT1320 and CAT1321 feature a 32 kbit embedded 2 serial EEPROM that supports the I C Bus data transmission protocol. This Inter−Integrated Circuit Bus protocol defines any device that sends data to the bus transmitter and ...
Page 10
Byte Write In the Byte Write mode, the Master device sends the START condition and the slave address information (with the R/W bit set to zero) to the Slave device. After the Slave generates an acknowledge, the Master sends two ...
Page 11
BUS ACTIVITY: R MASTER ADDRESS T SDA LINE Don’t Care Bit S BUS T ACTIVITY: A SLAVE R MASTER ADDRESS A 15 – **** SDA LINE ...
Page 12
Immediate/Current Address Read The CAT1320 and CAT1321 address counter contains the address of the last byte accessed, incremented by one. In other words, if the last READ or WRITE access was to address N, the READ immediately following would access ...
Page 13
... CAT1320LI−25−G 2.55 V − 2.70 V CAT1320WI−45−GT3 4.50 V − 4.75 V CAT1320WI−42−GT3 4.25 V − 4.50 V CAT1320WI−30−GT3 3.00 V − 3.15 V CAT1320WI−28−GT3 2.85 V − 3.00 V CAT1320WI−25−GT3 2.55 V − 2.70 V CAT1320YI−45−GT3 4.50 V − 4.75 V CAT1320YI−42−GT3 4.25 V − 4.50 V CAT1320YI−30−GT3 3.00 V − 3.15 V CAT1320YI−28−GT3 2.85 V − 3.00 V CAT1320YI−25−GT3 2.55 V − ...
Page 14
... For additional package and temperature options, please contact your nearest ON Semiconductor Sales office. 4. TDFN not available in NiPdAu (–G) version. 5. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at www.onsemi.com http://onsemi.com Package ...
Page 15
PIN # 1 IDENTIFICATION TOP VIEW SIDE VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MS-012. PACKAGE DIMENSIONS SOIC 8, 150 mils CASE 751BD−01 ISSUE O SYMBOL ...
Page 16
PIN # 1 IDENTIFICATION D TOP VIEW SIDE VIEW Notes: (1) All dimensions are in millimeters. (2) Complies with JEDEC MS-001. PDIP−8, 300 mils CASE 646AA−01 ISSUE A SYMBOL ...
Page 17
D E PIN #1 IDENTIFICATION TOP VIEW SYMBOL MIN NOM A 0.70 0.75 A1 0.00 0.02 A2 0.45 0.55 A3 0.20 REF b 0.25 0.30 D 2.90 3.00 D2 0.90 1.00 E 4.80 4.90 E2 0.90 1.00 e 0.65 TYP ...
Page 18
... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...