M95080-RMB6TG STMicroelectronics, M95080-RMB6TG Datasheet
![IC EEPROM 8KBIT 5MHZ 8UFDFPN](/photos/7/23/72347/m95080-rmb6tg_sml.jpg)
M95080-RMB6TG
Specifications of M95080-RMB6TG
M95080-RMB6TG
Available stocks
Related parts for M95080-RMB6TG
M95080-RMB6TG Summary of contents
Page 1
... M95160-R M95160-F M95080 M95080-x M95080-W M95080-R October 2009 16 Kbit and 8 Kbit serial SPI bus EEPROM Part number 1. Preliminary data. Doc ID 8028 Rev 10 M95160-x M95080-x with high speed clock SO8 (MN) 150 mil width TSSOP8 (DW) 169 mil width UFDFPN8 (MB (MLP) 1) WLCSP (CS) 1/50 www.st.com ...
Page 2
... Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.5 Data protection and protocol control . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5 Memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 6 Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 6.1 Write Enable (WREN 6.2 Write Disable (WRDI 6.3 Read Status Register (RDSR 6.3.1 2/ Operating supply voltage Device reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Power-up conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 WIP bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Doc ID 8028 Rev 10 M95160-x, M95080-x ...
Page 3
... M95160-x, M95080-x 6.3.2 6.3.3 6.3.4 6.4 Write Status Register (WRSR 6.5 Read from Memory Array (READ 6.6 Write to Memory Array (WRITE Delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 7.1 Initial delivery state . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 8 Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 10 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 11 Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 12 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 WEL bit ...
Page 4
... AC characteristics (M95160-W and M95080-W, device grade 3 Table 24. AC characteristics (M95160-W and M95080-W, device grade 6 Table 25. AC characteristics for M95160-Wxx6/S and M95080-Wxx6 Table 26. AC characteristics (M95160-R and M95080- Table 27. AC characteristics (M95160- Table 28. SO8N – 8-lead plastic small outline, 150 mils body width, mechanical data . . . . . . . . . . . 41 Table 29. ...
Page 5
... M95160-x, M95080-x List of figures Figure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Figure 2. 8-pin package connections (top view Figure 3. M95160 WLCSP connections (top view, marking side, with balls on the underside Figure 4. Bus master and memory devices on the SPI bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Figure 5. SPI modes supported . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 6. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Figure 7 ...
Page 6
... The M95160-x and M95080-x are electrically erasable programmable memory (EEPROM) devices. They are accessed by a high-speed SPI-compatible bus. The memory array is organized as 2048 x 8 bit (M95160-x), and 1024 x 8 bit (M95080-x). The device is accessed by a simple serial interface that is SPI-compatible. The bus signals are C, D and Q, as shown in The device is selected when Chip Select (S) is taken low ...
Page 7
... M95160-x, M95080-x Figure 2. 8-pin package connections (top view) 1. See Package mechanical data Figure 3. M95160 WLCSP connections (top view, marking side, with balls on the underside) M95xxx HOLD AI01790D section for package dimensions, and how to identify pin- HOLD CC Orientation reference Doc ID 8028 Rev 10 ...
Page 8
... Input (D) and Serial Clock (C) are Don’t Care. To start the Hold condition, the device must be selected, with Chip Select (S) driven low. 8/50 must be held stable and within the specified valid range: CC Table 14. to Table 19.). These signals are described next. Doc ID 8028 Rev 10 M95160-x, M95080 ...
Page 9
... M95160-x, M95080-x 2.6 Write Protect (W) The main purpose of this input signal is to freeze the size of the area of memory that is protected against Write instructions (as specified by the values in the BP1 and BP0 bits of the Status Register). This pin must be driven either high or low, and must be stable during all write instructions. ...
Page 10
... R SDO SDI SCK SPI Memory R R Device S W HOLD Figure 4) ensures that a device is not selected if the requirement is met. The typical value 100 k. SHCH Doc ID 8028 Rev 10 M95160-x, M95080 SPI Memory SPI Memory R Device Device HOLD ...
Page 11
... M95160-x, M95080-x 3.1 SPI modes These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes: ● CPOL=0, CPHA=0 ● CPOL=1, CPHA=1 For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data is available from the falling edge of Serial Clock (C) ...
Page 12
... RES (min), V (max)] range defined rises continuously from V CC Table 10 and Table 11 and the rise time must not vary faster than 1 V/µs. Doc ID 8028 Rev 10 M95160-x, M95080-x CC Table 9, Table reaches a valid and stable V CC Table 9, Table During this SS CC voltage ...
Page 13
... M95160-x, M95080-x 4.1.4 Power-down During power-down (continuous decrease in the V V operating voltage defined in CC ● deselected (Chip Select S should be allowed to follow the voltage applied on V ● in Standby Power mode (there should not be any internal write cycle in progress). 4.2 Active Power and Standby Power modes When Chip Select (S) is low, the device is selected, and in the Active Power mode ...
Page 14
... Write-protected block size Status Register bits BP1 BP0 14/50 Protected array addresses Protected block M95160-x none none Upper quarter 0600h - 07FFh Upper half 0400h - 07FFh Whole memory 0000h - 07FFh Doc ID 8028 Rev 10 M95160-x, M95080-x M95080-x none 0300h - 03FFh 0200h - 03FFh 0000h - 03FFh ...
Page 15
... M95160-x, M95080-x 5 Memory organization The memory is organized as shown in Figure 6. Block diagram HOLD Address register Figure 6. High voltage Control logic generator I/O shift register and counter Doc ID 8028 Rev 10 Memory organization Data register Status Register 1 page X decoder Size of the read-only EEPROM area ...
Page 16
... Write to Memory Array 7., to send this instruction to the device, Chip Select (S) is driven low Instruction D High Impedance Q Doc ID 8028 Rev 10 M95160-x, M95080-x Table 4. Table 4.), the device automatically Instruction format 0000 0110 0000 0100 0000 0101 0000 0001 0000 0011 0000 0010 ...
Page 17
... M95160-x, M95080-x 6.2 Write Disable (WRDI) One way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction to the device. As shown in Figure and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then enters a wait state. It waits for a the device to be deselected, by Chip Select (S) being driven high ...
Page 18
... Write Status Register (WRSR) instruction is no longer accepted for execution. Table 5. Status Register format b7 SRWD Status Register Write Protect 18/50 Table 5.) becomes protected against Write Doc ID 8028 Rev 10 M95160-x, M95080-x Figure 9. BP1 BP0 WEL Block Protect Bits Write Enable Latch Bit Write In Progress Bit b0 WIP ...
Page 19
... M95160-x, M95080-x Figure 9. Read Status Register (RDSR) sequence High Impedance Instruction Status Register Out MSB Doc ID 8028 Rev 10 Status Register Out MSB Instructions 0 7 AI02031E 19/50 ...
Page 20
... The values in the BP1 and BP0 bits can be changed Status Register is Hardware write-protected The values in the BP1 (HPM) and BP0 bits cannot be changed Doc ID 8028 Rev 10 M95160-x, M95080-x Table 21, Table 22, Table 6. When in Write-protected mode, the Memory content (1) Protected area Unprotected area ...
Page 21
... Software-protected mode (SPM), using the Block Protect (BP1, BP0) bits in the Status Register, can be used. Table 7. Address range bits Device Address bits 1. b15 to b11 are Don’t Care on the M95160-x. b15 to b10 are Don’t Care on the M95080-x. Figure 10. Write Status Register (WRSR) sequence (1) ...
Page 22
... Depending on the memory size, as shown in 22/50 11., to send this instruction to the device, Chip Select (S) is first driven 16-Bit Address MSB Table 7., the most significant address bits are Don’t Care. Doc ID 8028 Rev 10 M95160-x, M95080 Data Out 1 Data Out MSB AI01793D ...
Page 23
... M95160-x, M95080-x 6.6 Write to Memory Array (WRITE) As shown in Figure low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in, on Serial Data Input (D). The instruction is terminated by driving Chip Select (S) high at a byte boundary of the input data ...
Page 24
... Instructions Figure 13. Page Write (WRITE) sequence Depending on the memory size, as shown in 24/ Instruction 16-Bit Address Data Byte 2 Data Byte Table 7., the most significant address bits are Don’t Care. Doc ID 8028 Rev 10 M95160-x, M95080 Data Byte Data Byte AI01796D ...
Page 25
... M95160-x, M95080-x 7 Delivery state 7.1 Initial delivery state The device is delivered with the memory array set at all 1s (FFh). The Status Register Write Disable (SRWD) and Block Protect (BP1 and BP0) bits are initialized Maximum rating Stressing the device outside the ratings listed in the device ...
Page 26
... Operating conditions (M95160 and Symbol V Supply voltage CC Ambient operating temperature (device grade Ambient operating temperature (device grade 3) Table 10. Operating conditions (M95160-W and M95080-W) Symbol V Supply voltage CC Ambient operating temperature (device grade Ambient operating temperature (device grade 3) Table 11. Operating conditions (M95160-R and M95080-R) ...
Page 27
... M95160-x, M95080-x Figure 14. AC measurement I/O waveform Table 14. Capacitance Symbol C Output capacitance (Q) OUT Input capacitance ( Input capacitance (other pins) 1. Sampled only, not 100% tested Table 15. DC characteristics (M95160 and Symbol Parameter I Input leakage current LI I Output leakage current LO I Supply current ...
Page 28
... V RES voltage 1. For all 5 V range devices, the device meets the output requirements for both TTL and CMOS standards. 2. Characterized only, not 100% tested. Table 17. DC characteristics (M95160-W and M95080-W, device grade 3) Symbol Parameter Input leakage I LI current Output leakage ...
Page 29
... M95160-x, M95080-x Table 18. DC characteristics (M95160-W and M95080-W, device grade 6) Symbol Parameter Input leakage I LI current Output leakage I LO current I Supply current CC Supply current I CC1 (Standby) V Input low voltage IL V Input high voltage IH V Output low voltage OL V Output high voltage I ...
Page 30
... Output low voltage OL V Output high voltage OH Internal reset (2) V RES threshold voltage 1. If the application uses the M95080-R and M95160-R at 2.5 V V please refer to Table 16: DC characteristics (M95160 and M95080, device grade 6) table. 2. Characterized only, not 100% tested. 30/50 Test conditions ...
Page 31
... M95160-x, M95080-x Table 20. DC characteristics (M95160-F) Symbol Parameter I Input leakage current V LI Output leakage I LO current Supply current I CCR (Read) Supply current I CC1 (Standby) V Input low voltage IL V Input high voltage IH V Output low voltage OL V Output high voltage OH Internal reset ...
Page 32
... Clock low to output valid V t Output hold time HO t Output rise time RO t Output fall time FO t HOLD high to output valid LZ t HOLD low to output high Write time WC Doc ID 8028 Rev 10 M95160-x, M95080-x , device grade 3) M95080 Table 13. and Table 9. Min. D. 100 (max) ...
Page 33
... M95160-x, M95080-x Table 22. AC characteristics (M95160 and Symbol Alt SCK t t SLCH CSS1 t t SHCH CSS2 t t SHSL CHSH CSH t CHSL ( CLH ( CLL ( CLCH RC ( CHCL DVCH DSU t t CHDX DH t HHCH t HLCH t CLHL t CLHH ( SHQZ DIS t t CLQV CLQX HO ( QLQH RO (2) ...
Page 34
... DC and AC parameters Table 23. AC characteristics (M95160-W and M95080-W, device grade 3) Symbol Alt SCK t t SLCH CSS1 t t SHCH CSS2 t t SHSL CHSH CSH t CHSL ( CLH ( CLL ( CLCH RC ( CHCL DVCH DSU t t CHDX DH t HHCH t HLCH t CLHL t CLHH ( SHQZ DIS t t CLQV ...
Page 35
... M95160-x, M95080-x Table 24. AC characteristics (M95160-W and M95080-W, device grade 6) Symbol Alt SCK t t SLCH CSS1 t t SHCH CSS2 t t SHSL t t CHSH CSH t CHSL ( CLH ( ( CLCH ( CHCL t t DVCH DSU t t CHDX t HHCH t HLCH t CLHL t CLHH ( SHQZ t CLQV t t CLQX ...
Page 36
... DC and AC parameters Table 25. AC characteristics for M95160-Wxx6/S and M95080-Wxx6/S Symbol Alt SCK t t SLCH CSS1 t t SHCH CSS2 t t SHSL CHSH CSH t CHSL ( CLH ( CLL ( CLCH RC ( CHCL DVCH DSU t t CHDX DH t HHCH t HLCH t CLHL t CLHH ( SHQZ DIS t t CLQV CLQX ...
Page 37
... M95160-x, M95080-x Table 26. AC characteristics (M95160-R and M95080-R) Symbol Alt Clock frequency C SCK active setup time SLCH CSS1 not active setup time SHCH CSS2 deselect time SHSL active hold time CHSH CSH t S not active hold time CHSL ( Clock high time ...
Page 38
... HLQZ Write time Preliminary data must never be lower than the shortest possible clock period, 1 Value guaranteed by characterization, not 100% tested in production. 38/50 (1) Test conditions specified in Table 12 Parameter Doc ID 8028 Rev 10 M95160-x, M95080-x Min. Max. Unit D.C. 3.5 MHz 120 110 ns 110 ...
Page 39
... M95160-x, M95080-x Figure 15. Serial input timing S tCHSL C tDVCH D Q Figure 16. Hold timing HOLD tSLCH tCH tCHCL tCL tCHDX MSB IN High impedance tHLCH tCLHL tHLQZ Doc ID 8028 Rev 10 DC and AC parameters tSHSL tCHSH tSHCH tCLCH LSB IN tHHCH tCLHH tHHQV AI01448c AI01447d 39/50 ...
Page 40
... DC and AC parameters Figure 17. Serial output timing S C tCLQV tCLCH tCLQX Q ADDR D LSB IN 40/50 tCH tCHCL tCL tQLQH tQHQL Doc ID 8028 Rev 10 M95160-x, M95080-x tSHSL tSHQZ AI01449f ...
Page 41
... M95160-x, M95080-x 10 Package mechanical data In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ® ECOPACK trademark. Figure 18. SO8N – 8-lead plastic small outline, 150 mils body width, package outline 1 ...
Page 42
... Doc ID 8028 Rev 10 M95160-x, M95080 UFDFPN- must not be SS (1) inches Typ Min Max 0.0217 0.0177 0.0236 0.0008 0 0.002 0.0098 0.0079 0.0118 0.0787 ...
Page 43
... M95160-x, M95080-x Figure 20. WLCSP-R 1.350 x 1.365 mm 0.4 mm pitch 8 bumps, package outline Orientation reference Bump eee Z 1. Primary datum Z and seating plane are defined by the spherical crowns of the bump. 2. Drawing is not to scale. 3. Preliminary data. Table 30. WLCSP-R 1.350 x 1.365 mm 0.4 mm pitch 8 bumps, package mechanical ...
Page 44
... Doc ID 8028 Rev 10 M95160-x, M95080 TSSOP8AM (1) inches Typ Min Max 0.0472 0.002 0.0059 0.0394 0.0315 0.0413 0.0075 0.0118 0.0035 0.0079 0.0039 0.1181 0.1142 ...
Page 45
... M95160-x, M95080-x 11 Part numbering Table 32. Ordering information scheme Example: Device type M95 = SPI serial access EEPROM Device function 160 = 16 Kbit (2048 x 8) 080 = 8 Kbit (1024 x 8) Operating voltage blank = V = 4 2 1 1 Package MN = SO8 (150 mil width) ...
Page 46
... ST sales office. Table 33. Available M95160 products (package, voltage range, temperature grade) Package SO8 (MN) TSSOP (DW) MLP (MB) WLCSP (CS Not available Table 34. Available M95080 products (package, voltage range, temperature grade) Package SO8 (MN) TSSOP (DW) MLP 2 x 3mm (MB Not available 46/50 M95160 M95160 ...
Page 47
... M95160-x, M95080-x 12 Revision history Table 35. Document revision history Date Revision 19-Jul-2001 06-Feb-2002 18-Oct-2002 04-Nov-2002 13-Nov-2002 21-Nov-2003 08-Jun-2004 07-Oct-2004 21-Sep-2005 1.0 Document written from previous M95640/320/160/080 datasheet Announcement made of planned upgrade to 10MHz clock for the 5V, –40 1.1 to 85°C, range 1.2 TSSOP8 (3x3mm body size, MSOP8) package added 1 ...
Page 48
... Command termination specified in (WRSR). Blank process no longer available for M95160, M95080, M95160-W and M95080-W in the device grade 3 range and SB processes no longer available for M95160 and M95080, in the device grade 6 range. L process no longer available for M95160-W and M95080-W in the device grade 6 range. I ...
Page 49
... Note 1 added to Table 19: DC characteristics (M95160-R and VIL and VOL modified in Table 20: DC characteristics 9 Table 24: AC characteristics (M95160-W and M95080-W, device grade 6) split into two tables: Table 24 process SA. M95160-F is now available in device grade 6 products (package, voltage range, temperature grade) Revision number of 12-May-2009 corrected in revision history ...
Page 50
... Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America 50/50 Please Read Carefully: © 2009 STMicroelectronics - All rights reserved STMicroelectronics group of companies www.st.com Doc ID 8028 Rev 10 M95160-x, M95080-x ...