AT24C64B-10TU-1.8 Atmel, AT24C64B-10TU-1.8 Datasheet - Page 8
![IC EEPROM 64KBIT 400KHZ 8TSSOP](/photos/6/83/68331/453-8-tssop_sml.jpg)
AT24C64B-10TU-1.8
Manufacturer Part Number
AT24C64B-10TU-1.8
Description
IC EEPROM 64KBIT 400KHZ 8TSSOP
Manufacturer
Atmel
Datasheet
1.AT24C64BN-10SU-2.7.pdf
(16 pages)
Specifications of AT24C64B-10TU-1.8
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
64K (8K x 8)
Speed
400kHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-TSSOP
Package
8TSSOP
Interface Type
Serial-2Wire
Density
64 Kb
Maximum Operating Frequency
0.4 MHz
Maximum Random Access Time
900 ns
Typical Operating Supply Voltage
2.5|3.3|5 V
Organization
8Kx8
Data Retention
100 Year
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
11. Device Addressing
12. Write Operations
8
AT24C64B
The 64K EEPROM requires an 8-bit device address word following a start condition to enable
the chip for a read or write operation (see
consists of a mandatory one, zero sequence for the first four most significant bits as shown. This
is common to all 2-wire EEPROM devices.
The 64K uses the three device address bits A2, A1, A0 to allow as many as eight devices on the
same bus. These bits must compare to their corresponding hardwired input pins. The A2, A1,
and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins
are allowed to float.
The eighth bit of the device address is the read/write operation select bit. A read operation is ini-
tiated if this bit is high and a write operation is initiated if this bit is low.
Upon a compare of the device address, the EEPROM will output a zero. If a compare is not
made, the device will return to standby state.
NOISE PROTECTION: Special internal circuitry placed on the SDA and SCL pins prevent small
noise spikes from activating the device. A low-V
prevent data corruption in a noisy environment.
DATA SECURITY: The AT24C64B has a hardware data protection scheme that allows the user
to write protect the upper quadrant (16K bits) of memory when the WP pin is at V
BYTE WRITE: A write operation requires two 8-bit data word addresses following the device
address word and acknowledgment. Upon receipt of this address, the EEPROM will again
respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data
word, the EEPROM will output a zero and the addressing device, such as a microcontroller,
must terminate the write sequence with a stop condition. At this time the EEPROM enters an
internally-timed write cycle, t
write cycle and the EEPROM will not respond until the write is complete (see
page 11).
PAGE WRITE: The 64K EEPROM is capable of 32-byte page writes.
A page write is initiated the same way as a byte write, but the microcontroller does not send a
stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges
receipt of the first data word, the microcontroller can transmit up to 31 more data words. The
EEPROM will respond with a zero after each data word received. The microcontroller must ter-
minate the page write sequence with a stop condition (see
The data word address lower 5 bits are internally incremented following the receipt of each data
word. The higher data word address bits are not incremented, retaining the memory page row
location. When the word address, internally generated, reaches the page boundary, the follow-
ing byte is placed at the beginning of the same page. If more than 32 data words are transmitted
to the EEPROM, the data word address will “roll over” and previous data will be overwritten.
ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the
EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a
start condition followed by the device address word. The read/write bit is representative of the
operation desired. Only if the internal write cycle has completed will the EEPROM respond with
a zero, allowing the read or write sequence to continue.
WR
, to the nonvolatile memory. All inputs are disabled during this
Figure 13-1
CC
detector (5-volt option) resets the device to
on page 11). The device address word
Figure 13-3
on page 11).
Figure 13-2
3350E–SEEPR–9/07
CC
.
on