M25P16-VMW6TG NUMONYX, M25P16-VMW6TG Datasheet
M25P16-VMW6TG
Specifications of M25P16-VMW6TG
M25P16-VMW6TGTR
Available stocks
Related parts for M25P16-VMW6TG
M25P16-VMW6TG Summary of contents
Page 1
... Automotive Certified Parts Available April 2010 ® Forté™ Serial Flash Memory VFDFPN8 (MP) 6 × (MLP8) SO8N (MN) 150 mils width PDIP8 (BA) 300 mils width (MLP8 mm) Rev 20 M25P16 VDFPN8 (ME (MLP8) SO8W (MW) 208 mils width SO16 (MF) 300 mils width UFDFPN8 (MC) 1/59 www.numonyx.com 1 ...
Page 2
... Polling during a Write, Program or Erase cycle . . . . . . . . . . . . . . . . . . . . 12 4.4 Active Power, Standby Power and Deep Power-down modes . . . . . . . . . 12 4.5 Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.6 Protection modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 4.7 Hold condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5 Memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 6 Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 6.1 Write Enable (WREN 6.2 Write Disable (WRDI 6.3 Read Identification (RDID 6.4 Read Status Register (RDSR) ...
Page 3
SRWD bit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
... List of tables Table 1. Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Table 2. Protected area sizes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Table 3. Memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Table 4. Instruction set . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Table 5. Read Identification (RDID) data-out sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Table 6. Status Register format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Table 7. Protection modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 Table 8. Power-up timing and V Table 9. Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 Table 10. Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Table 11. ...
Page 5
... List of figures Figure 1. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Figure 2. SO8, VFQFPN, VDFPN, and PDIP8 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Figure 3. SO16 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Figure 4. Bus master and memory devices on the SPI bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Figure 5. SPI modes supported . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Figure 6. Hold condition activation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Figure 7. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Figure 8. Write Enable (WREN) instruction sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Figure 9 ...
Page 6
... Description The M25P16 Mbit (2 Mbit × 8) serial Flash memory, with advanced write protection mechanisms, accessed by a high speed SPI-compatible bus. The memory can be programmed 1 to 256 bytes at a time, using the Page Program instruction. The memory is organized as 32 sectors, each containing 256 pages. Each page is 256 bytes wide ...
Page 7
... PCB See Package mechanical section for package dimensions, and how to identify pin-1. Figure 3. SO16 connections Don’t use 2. See Package mechanical section for package dimensions, and how to identify pin-1. M25P16 HOLD AI08517 M25P16 HOLD ...
Page 8
... To start the Hold condition, the device must be selected, with Chip Select (S) driven Low. 2.6 Write Protect (W) The main purpose of this input signal is to freeze the size of the area of memory that is protected against program or erase instructions (as specified by the values in the BP2, BP1 and BP0 bits of the Status Register). ...
Page 9
V supply voltage the supply voltage. CC 2.8 V ground the reference for the V SS supply voltage. CC 9/59 ...
Page 10
... Serial Data output (Q) line at a time, the other devices are high impedance. Resistors R (represented in that the M25P16 is not selected if the Bus Master leaves the S line in the high impedance state. As the Bus Master may enter a state where all inputs/outputs are in high impedance at ...
Page 11
Example pF, that is R*C p never leaves the SPI bus in the high impedance state for a time period shorter than 5 µs. Figure 5. SPI modes supported CPOL CPHA ...
Page 12
... Sector Erase and Bulk Erase The Page Program (PP) instruction allows bits to be reset from Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can be achieved either a sector at a time, using the Sector Erase (SE) instruction, or throughout the entire memory, using the Bulk Erase (BE) instruction ...
Page 13
... The environments where non-volatile memory devices are used can be very noisy. No SPI device can operate correctly in the presence of excessive noise. To help combat this, the M25P16 features the following data protection mechanisms: Power on reset and an internal timer (t changes while the power supply is outside the operating specification ...
Page 14
... To restart communication with the device necessary to drive Hold (HOLD) High, and then to drive Chip Select (S) Low. This prevents the device from going back to the Hold condition. 14/59 Memory content Protected area Figure 6: Hold condition activation). ...
Page 15
Figure 6. Hold condition activation C HOLD (standard use) Hold condition (non-standard use) Hold condition AI02029D 15/59 ...
Page 16
... Memory organization The memory is organized as: 2 097 152 bytes (8 bits each) 32 sectors (512 Kbits, 65536 bytes each) 8192 pages (256 bytes each). Each page can be individually programmed (bits are programmed from 1 to 0). The device is sector or bulk erasable (bits are erased from but not page erasable. ...
Page 17
... Table 3. Memory organization Sector Address range 1F0000h 1E0000h 1D0000h 1C0000h 1B0000h 1A0000h 190000h 180000h 170000h 160000h 150000h 140000h 130000h 120000h 110000h 100000h 0F0000h 0E0000h 0D0000h 0C0000h 0B0000h 0A0000h 090000h 080000h 070000h 060000h 050000h 040000h 030000h 020000h 010000h 000000h 1FFFFFh 1EFFFFh 1DFFFFh ...
Page 18
... That is, Chip Select (S) must driven High when the number of clock pulses after Chip Select (S) being driven Low is an exact multiple of eight. All attempts to access the memory array during a Write Status Register cycle, Program cycle or Erase cycle are ignored, and the internal Write Status Register cycle, Program cycle or Erase cycle continues unaffected ...
Page 19
Write Enable (WREN) The Write Enable (WREN) instruction The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Bulk Erase (BE) and Write Status Register (WRSR) instruction. The Write Enable (WREN) ...
Page 20
... Device identification (2 bytes) A Unique ID code (UID) (17 bytes, of which 16 available upon customer request). The manufacturer identification is assigned by JEDEC, and has the value 20h for Numonyx. The device identification is assigned by the device manufacturer, and indicates the memory type in the first byte (20h), and the memory capacity of the device in the second byte (15h). ...
Page 21
... The status and control bits of the Status Register are as follows: 6.4.1 WIP bit The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status Register, Program or Erase cycle. When set to ‘1’, such a cycle is in progress, when reset to ‘0’ no such cycle is in progress. ...
Page 22
SRWD bit The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write Protect (W) signal. The Status Register Write Disable (SRWD) bit and Write Protect (W) signal allow the device to be put in the ...
Page 23
Write Status Register (WRSR) The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable ...
Page 24
... Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction (attempts to write to the Status Register are rejected, and are not accepted for execution consequence, all the data bytes in the memory area that are software protected (SPM) by the Block Protect (BP2, BP1, BP0) bits of the Status Register, are also hardware protected against data modification ...
Page 25
... The instruction sequence is shown in The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely ...
Page 26
... The instruction sequence is shown in The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes at Higher Speed (FAST_READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely ...
Page 27
... Page Program (PP) The Page Program (PP) instruction allows bytes to be programmed in the memory (changing bits from 1 to 0). Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL). ...
Page 28
Figure 15. Page Program (PP) instruction sequence Data byte MSB 1. Address bits A23 to A21 are Don’t care. 28/ ...
Page 29
Sector Erase (SE) The Sector Erase (SE) instruction sets to ‘1’ (FFh) all bits inside the chosen sector. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction ...
Page 30
Bulk Erase (BE) The Bulk Erase (BE) instruction sets all bits to ‘1’ (FFh). Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the ...
Page 31
Deep Power-down (DP) Executing the Deep Power-down (DP) instruction is the only way to put the device in the lowest consumption mode (the Deep Power-down mode). It can also be used as a software protection mechanism, while the device ...
Page 32
... Deep Power-down mode. The instruction can also be used to read, on Serial Data output (Q), the old-style 8-bit electronic signature, whose value for the M25P16 is 14h. Please note that this is not the same as, or even a subset of, the JEDEC 16-bit electronic signature that is read by the Read Identifier (RDID) instruction ...
Page 33
... C Instruction D High Impedance Q 1. The value of the 8-bit electronic signature, for the M25P16, is 14h. Figure 20. Release from Deep Power-down (RES) instruction sequence Instruction D High Impedance Q Driving Chip Select (S) High after the 8-bit instruction byte has been received by the device, but before the whole of the 8-bit electronic signature has been transmitted for the first time (as shown in still ensures that the device is put into Standby Power mode ...
Page 34
Power-up and power-down At power-up and power-down, the device must not be selected (that is Chip Select (S) must follow the voltage applied (min) at power-up, and then for a further delay ...
Page 35
... These parameters are characterized only. 8 Initial delivery state The device is delivered with the memory array erased: all bits are set to ‘1’ (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0). Program, Erase and Write commands are rejected by the device ...
Page 36
... V Electrostatic discharge voltage (Human Body model) ESD 1. Compliant with JEDEC Std J-STD-020C (for small body, Sn- assembly), the Numonyx RoHS compliant 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU. 2. The minimum voltage may reach the value for no more than 20 ns during transitions. ...
Page 37
DC and AC parameters This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristic tables that follow are derived from tests performed under the ...
Page 38
Table 14. DC characteristics Symbol I Input leakage current LI I Output leakage current LO I Standby current CC1 Deep Power-down I CC2 current I Operating current (READ) CC3 I Operating current (PP) CC4 I Operating current (WRSR) CC5 I ...
Page 39
Table 15. AC characteristics ( Applies only to products made with 110 nm technology Test conditions specified in Symbol Alt. Parameter Clock frequency for the following instructions FAST_READ, PP, SE, BE, DP, RES, WREN WRDI, RDID, ...
Page 40
Table 15. AC characteristics ( Symbol Alt. Page Program cycle time (256 bytes) Page Program cycle time (n bytes, where ( Page Program cycle time (n bytes, where 256) ...
Page 41
Table 16. AC characteristics (25 MHz operation) Test conditions specified in Symbol Alt. Clock frequency for the following instructions FAST_READ, PP, SE, BE, DP, RES, WREN WRDI, RDSR, WRSR f Clock frequency for READ instructions R ...
Page 42
Typical values given for °C. A Figure 23. Serial input timing S tCHSL C tDVCH D Q Figure 24. Write Protect setup and hold timing during WRSR when SRWD = 1 W tWHSL ...
Page 43
Figure 25. Hold timing HOLD Figure 26. Output timing S C tCLQV tCLQX tCLQX Q ADDR.LSB IN D tHLCH tCHHL tCHHH tHLQZ tHHQX tCH tCLQV tCL tQLQH tQHQL tHHCH AI02032 tSHQZ LSB OUT AI01449e 43/59 ...
Page 44
... Package mechanical In order to meet environmental requirements, Numonyx offers these devices in RoHS compliant packages, which have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label ...
Page 45
Table 17. VFQFPN8 (MLP8) 8-lead very thin fine pitch quad flat package no lead, 6 × 5 mm, package mechanical data millimeters Symbol Typ Min A 0.85 0.80 A1 — 0.00 A2 0.65 — A3 0.20 — b 0.40 0.35 ...
Page 46
Figure 28. VDFPN8 (MLP8) 8-lead very thin dual flat package no lead, 8 × 6 mm, package outline Drawing is not to scale. 2. The circle in the top view of the package indicates the position ...
Page 47
Figure 29. SO8N – 8 lead plastic small outline, 150 mils body width, package outline Drawing is not to scale. Table 19. SO8N – 8 lead plastic small outline, 150 mils body ...
Page 48
Figure 30. SO8W – 8 lead plastic small outline, 208 mils body width, package outline 1. Drawing is not to scale. Table 20. SO8 wide – 8 lead plastic small outline, 208 mils body width, package mechanical data Symbol Typ ...
Page 49
Figure 31. SO16 wide – 16-lead plastic small outline, 300 mils body width, package outline SO-H 1. Drawing is not to scale. Table 21. SO16 wide – 16-lead plastic small outline, 300 mils body width, ...
Page 50
Figure 32. PDIP8 – 8 lead Plastic Small Outline, 300 mils body width, package outline 1. Package is not to scale. Table 22. PDIP8 – 8 lead Plastic Small Outline, 300 mils body width, package mechanical data Symbol Typ A ...
Page 51
Figure 33. UFDFPN (MLP8) 8-lead ultra thin fine pitch dual flat package no lead, 4X3 mm package mechanical data 1. Drawing is not to scale. 51/59 ...
Page 52
Table 23. UFDFPN (MLP8) 8-lead ultra thin fine pitch dual flat package no lead, 4X3 mm package mechanical data Symbol Typ A 0.55 A1 0.02 A3 θ D2 0.80 E2 0.20 e 0.80 (2) N (3) ND (4) b 0.30 ...
Page 53
... Automotive –40 °C to 125 °C Part Device tested with high reliability certified flow blank = standard – °C device 1. Secure options are available upon customer request. 2. Not for new design, please use MP package version of the device. 3. Device grade 3 available in an SO8 RoHS compliant package. Example: M25P16 – (4) ( ...
Page 54
... Numonyx strongly recommends the use of the Automotive Grade devices (AutoGrade 6 and Grade 3) for use in an automotive environment. The High Reliability Certified Flow (HRCF) is described in the quality note QNEE9801. Note: For a list of available options (speed, package, etc.), for further information on any aspect of this device or when ordering parts operating at 75 MHz (0.11 µ ...
Page 55
... Tested Parts from the non Auto Tested parts). Note: Numonyx strongly recommends the use of the Automotive Grade devices (Auto Grade 6 and automotive envirnoment. The high reliability certified flow (HRCF) is described in the quality note QNEE9801. Please ask your Numonyx sales office for a copy. M25P16 – ...
Page 56
... VDFPN8 package updated (see 8-lead very thin dual flat package no lead, 8 × 6 mm, package mechanical data). Note 2 added to scheme. Figure 4: Bus master and memory devices on the SPI bus Note 2 added. SO8N package specifications updated (see Table 19). Small text changes. scheme. and ...
Page 57
... Modified maximum value for t nm technology). 10-Dec-2007 13 Applied Numonyx branding. Added a reference to customer’s ability to request dedicated part number in Section 6.3: Read Identification (RDID) on page Moved specifications in “max” column to “min” column and changed the “min” for grade 3 to 10,000 in page 37 ...
Page 58
Table 26. Document revision history (continued) Date Revision 6-March 16 2008 3-August- 17 2009 14-Oct-2009 18 23-Feb-2010 19 14-April- 20 2010 58/59 Changes Added “Automotive Certified Parts” information to cover page, data retention table, AC Characteristics table, and ordering information. ...
Page 59
... NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems nuclear facility Numonyx may make changes to specifications and product descriptions at any time, without notice. ...