SST25VF080B-50-4C-S2AF-T Microchip Technology, SST25VF080B-50-4C-S2AF-T Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
SST25VF080B-50-4C-S2AF-T
Manufacturer Part Number
SST25VF080B-50-4C-S2AF-T
Description
IC FLASH SER 8MB 50MHZ SPI 8SOIC
Manufacturer
Microchip Technology
Specifications of SST25VF080B-50-4C-S2AF-T
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
8M (1M x 8)
Speed
50MHz
Interface
SPI Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
A Microchip Technology Company
©2011 Silicon Storage Technology, Inc.
Write-Enable (WREN)
Write-Disable (WRDI)
The Write-Enable (WREN) instruction sets the Write-Enable-Latch bit in the Status Register to 1 allow-
ing Write operations to occur. The WREN instruction must be executed prior to any Write (Program/
Erase) operation. The WREN instruction may also be used to allow execution of the Write-Status-Reg-
ister (WRSR) instruction; however, the Write-Enable-Latch bit in the Status Register will be cleared
upon the rising edge CE# of the WRSR instruction. CE# must be driven high before the WREN instruc-
tion is executed.
Figure 17:Write Enable (WREN) Sequence
The Write-Disable (WRDI) instruction resets the Write-Enable-Latch bit and AAI bit to 0 disabling any
new Write operations from occurring. The WRDI instruction will not terminate any programming opera-
tion in progress. Any program operation in progress may continue up to T
instruction. CE# must be driven high before the WRDI instruction is executed.
Figure 18:Write Disable (WRDI) Sequence
SCK
CE#
SO
SCK
SI
CE#
SO
SI
MODE 3
MODE 0
MODE 3
MODE 0
19
HIGH IMPEDANCE
MSB
0 1 2 3 4 5 6 7
HIGH IMPEDANCE
MSB
0 1 2 3 4 5 6 7
04
06
1296 WRDI.0
1296 WREN.0
8 Mbit SPI Serial Flash
BP
after executing the WRDI
SST25VF080B
S71296-05-000
Data Sheet
02/11