AT24C32-10PC-2.7 Atmel, AT24C32-10PC-2.7 Datasheet
AT24C32-10PC-2.7
Specifications of AT24C32-10PC-2.7
Related parts for AT24C32-10PC-2.7
AT24C32-10PC-2.7 Summary of contents
Page 1
... The device’s cascadable feature allows devices to share a common 2- wire bus. The device is optimized for use in many industrial and commercial applica- tions where low power and low voltage operation are essential. The AT24C32/64 is available in space saving 8-pin JEDEC PDIP, 8-pin JEDEC SOIC, 8-pin EIAJ SOIC, and 8-pin TSSOP (AT24C64) packages and is accessed via a 2-wire serial interface ...
Page 2
... Voltage on Any Pin with Respect to Ground .....................................-1.0V to +7.0V Maximum Operating Voltage .......................................... 6.25V DC Output Current........................................................ 5.0 mA Block Diagram AT24C32/64 2 *NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent dam- age to the device. This is a stress rating only and ...
Page 3
... WRITE PROTECT (WP): The write protect input, when tied to GND, allows normal write operations. When WP is tied high to V (8/16K bits) of memory are inhibited. If left unconnected internally pulled down to GND. AT24C32/64, 32K/64K SERIAL EEPROM: The 32K/64K is internally organized as 256 pages of 32 bytes each. Random word addressing requires a 12/13 bit data word address. AT24C32/64 ...
Page 4
... Input Low Level IL (1) V Input High Level IH V Output Low Level OL2 V Output Low Level OL1 Note min and V max are reference only and are not tested AT24C32/ 1.0 MHz SCL - + Test Condition V = 5.0V READ at 100 kHz 5.0V WRITE at 100 kHz ...
Page 5
... Max 100 4.7 4.0 (1) 100 0.1 4.5 4.7 (1) 4.0 4.7 0 200 1.0 300 4.7 100 20 1M AT24C32/64 = +1.8V to +5.5V TTL Gate and 100 CC 2.7-, 2.5-volt 5.0-volt Min Max Min Max 100 400 4.7 1.2 4.0 0.6 100 50 0.1 4.5 0.1 0.9 4 ...
Page 6
... EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word. STANDBY MODE: The AT24C32/64 features a low power standby mode which is enabled: a) upon power-up and b) after the receipt of the STOP bit and the completion of any internal operations ...
Page 7
... SCL: Serial Clock, SDA: Serial Data I/O SCL SDA 8th BIT WORDn Note: 1. The write cycle time t is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle. WR 0336K–SEEPR–7/03 ACK ( STOP CONDITION CONDITION AT24C32/64 START 7 ...
Page 8
... Data Validity Start and Stop Definition Output Acknowledge AT24C32/64 8 0336K–SEEPR–7/03 ...
Page 9
... A low-V resets the device to prevent data corruption in a noisy environment. DATA SECURITY: The AT24C32/64 has a hardware data protection scheme that allows the user to write protect the upper quadrant (8/16K bits) of memory when the WP pin ...
Page 10
... The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (refer to Figure 6). AT24C32/64 10 0336K–SEEPR–7/03 ...
Page 11
... Figure 1. Device Address Figure 2. Byte Write Figure 3. Page Write Note DON’T CARE bits 2. † = DON’T CARE bits for the 32K 0336K–SEEPR–7/03 AT24C32/64 11 ...
Page 12
... Figure 4. Current Address Read Figure 5. Random Read Note DON’T CARE bits Figure 6. Sequential Read AT24C32/64 12 0336K–SEEPR–7/03 ...
Page 13
... AT24C32 Ordering Information Ordering Code AT24C32-10PI-2.7 AT24C32N-10SI-2.7 AT24C32W-10SI-2.7 AT24C32-10PI-1.8 AT24C32N-10SI-1.8 AT24C32W-10SI-1.8 Note: For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC characteristics tables. 8P3 8-lead, 0.300” Wide, Plastic Dual Inline Package (PDIP) 8S1 8-lead, 0.150” Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 8S2 8-lead, 0.200” ...
Page 14
... Wide, Plastic Gull Wing Small Outline (EIAJ SOIC) 8A2 8-lead, 0.170” Wide, Thin Shrink Small Outline Package (TSSOP) -2.7 Low Voltage (2.7V to 5.5V) -1.8 Low Voltage (1.8V to 5.5V) AT24C32/64 14 Package 8P3 8S1 8S2 8A2 8P3 8S1 ...
Page 15
... Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm). 2325 Orchard Parkway San Jose, CA 95131 R 0336K–SEEPR–7/ TITLE 8P3, 8-lead, 0.300" Wide Body, Plastic Dual In-line Package (PDIP) AT24C32/ End View COMMON DIMENSIONS (Unit of Measure = inches) SYMBOL MIN NOM MAX A 0.210 A2 0.115 0.130 ...
Page 16
... Side View End View Note: This drawing is for general information only. Refer to JEDEC Drawing MS-012 for proper dimensions, tolerances, datums, etc. 2325 Orchard Parkway San Jose, CA 95131 R AT24C32/ TITLE 8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC) ...
Page 17
... Values b,C apply to pb/Sn solder plated terminal. The standard thickness of the solder layer shall be 0.010 +0.010/-0.005 mm. 2325 Orchard Parkway San Jose, CA 95131 R 0336K–SEEPR–7/ SYMBOL TITLE 8S2, 8-lead, 0.209" Body, Plastic Small Outline Package (EIAJ) AT24C32/64 COMMON DIMENSIONS (Unit of Measure = mm) MIN NOM MAX NOTE A 1.78 2.03 A1 ...
Page 18
... Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm. 5. Dimension D and determined at Datum Plane H. 2325 Orchard Parkway San Jose, CA 95131 R AT24C32/ SYMBOL A A2 TITLE 8A2, 8-lead, 4 ...
Page 19
... No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical components in life support devices or systems. ...