CY62256VLL-70SNXCT Cypress Semiconductor Corp, CY62256VLL-70SNXCT Datasheet
CY62256VLL-70SNXCT
Specifications of CY62256VLL-70SNXCT
Related parts for CY62256VLL-70SNXCT
CY62256VLL-70SNXCT Summary of contents
Page 1
... Note 1. For best practice recommendations, refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com. Cypress Semiconductor Corporation Document #: 001-06512 Rev. *B 256K (32K x 8) Static RAM Functional Description The CY62256VN CMOS static RAM’s organized as 32K words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and tristate drivers ...
Page 2
Product Portfolio Product Range CY62256VNLL Com’l CY62256VNLL Ind’l CY62256VNLL Automotive-A CY62256VNLL Automotive-E Pin Configurations Narrow SOIC Top View ...
Page 3
Maximum Ratings Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ................................ –65° 150°C Ambient Temperature with Power Applied ........................................... –55° 125°C Supply Voltage to Ground ...
Page 4
Capacitance [5] Parameter Description C Input Capacitance IN C Output Capacitance OUT [5] Thermal Resistance Parameter Description Θ Thermal Resistance JA (Junction to Ambient) Θ Thermal Resistance JC (Junction to Case OUTPUT 50 pF INCLUDING JIG AND ...
Page 5
... L 10. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. ...
Page 6
Switching Waveforms ADDRESS DATA OUT PREVIOUS DATA VALID CE t ACE OE t LZOE HIGH IMPEDANCE DATA OUT t LZCE SUPPLY CURRENT Figure 5. Write Cycle No. 1 (WE Controlled) ADDRESS ...
Page 7
Switching Waveforms (continued) Figure 6. Write Cycle No. 2 (CE Controlled) ADDRESS DATA I/O Figure 7. Write Cycle No. 3 (WE Controlled, OE LOW) ADDRESS DATA I/O NOTE 17 t HZWE Document #: ...
Page 8
Typical DC and AC Characteristics NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE 1.8 1.6 1.4 1.2 1.0 0 25°C 0.6 A 0.4 0.2 SUPPLY VOLTAGE (V) NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE 2.5 2.0 1 25°C A ...
Page 9
Typical DC and AC Characteristics TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING 30.0 25 25° 20.0 15.0 10.0 5.0 0.0 0 200 400 600 CAPACITANCE (pF) Truth Table Inputs/Outputs H ...
Page 10
Package Diagrams Figure 8. 28-Pin (300-mil) SNC (Narrow Body) (51-85092) Document #: 001-06512 Rev. *B CY62256VN 51-85092-*B Page [+] Feedback ...
Page 11
Figure 9. 28-Pin TSOP 1 (8 × 13.4 mm) (51-85071) Document #: 001-06512 Rev. *B CY62256VN 51-85071-*G Page [+] Feedback ...
Page 12
Figure 10. 28-Pin Reverse TSOP 1 (8 × 13.4 mm) (51-85074) Document #: 001-06512 Rev. *B CY62256VN 51-85074-*F Page [+] Feedback ...
Page 13
... Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement ...