CY7C024-25JXCT Cypress Semiconductor Corp, CY7C024-25JXCT Datasheet - Page 4

• Manufacturer Part Number: CY7C024-25JXCT
• Description: IC SRAM 64KBIT 25NS 84PLCC
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C024-25JXCT

• Format - Memory: RAM
• Memory Type: SRAM - Dual Port, Asynchronous
• Memory Size: 64K (4K x 16)
• Speed: 25ns
• Interface: Parallel
• Voltage - Supply: 4.5 V ~ 5.5 V
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 84-PLCC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Document #: 38-06035 Rev. *C
Pin Definitions
Selection Guide
Architecture
The CY7C024/0241 and CY7C025/0251 consist of an array of
4K words of 16/18 bits each and 8K words of 16/18 bits each
of dual-port RAM cells, I/O and address lines, and control
signals (CE, OE, R/W). These control pins permit independent
access for reads or writes to any location in memory. To handle
simultaneous writes/reads to the same location, a BUSY pin is
provided on each port. Two interrupt (INT) pins can be utilized
for port-to-port communication. Two semaphore (SEM) control
pins are used for allocating shared resources. With the M/S
pin, the CY7C024/0241 and CY7C025/0251 can function as a
master (BUSY pins are outputs) or as a slave (BUSY pins are
inputs). The CY7C024/0241 and CY7C025/0251 have an
automatic power-down feature controlled by CE. Each port is
provided with its own output enable control (OE), which allows
data to be read from the device.
Functional Description
Write Operation
Data must be set up for a duration of t
of R/W in order to guarantee a valid write. A write operation is
controlled by either the R/W pin (see Write Cycle No. 1
waveform) or the CE pin (see Write Cycle No. 2 waveform).
Required inputs for non-contention operations are summa-
rized in Table 1.
If a location is being written to by one port and the opposite
port attempts to read that location, a port-to-port flowthrough
delay must occur before the data is read on the output;
otherwise the data read is not deterministic. Data will be valid
on the port t
CE
R/W
OE
A
I/O
SEM
UB
LB
INT
BUSY
M/S
V
GND
Maximum Access Time (ns)
Typical Operating Current (mA)
Typical Standby Current for I
0L
CC
L
0L
L
L
L
–A
L
L
L
–I/O
L
11/12L
Left Port
15/17L
DDD
after the data is presented on the other port.
CE
R/W
OE
A
I/O
SEM
UB
LB
INT
BUSY
0R
SB1
R
R
0R
R
R
R
–A
R
R
–I/O
R
(mA)
11/12R
Right Port
15/17R
SD
before the rising edge
Chip Enable
Read/Write Enable
Output Enable
Address
Data Bus Input/Output
Semaphore Enable
Upper Byte Select
Lower Byte Select
Interrupt Flag
Busy Flag
Master or Slave Select
Power
Ground
7C024/0241–15
7C025/0251–15
190
50
15
Read Operation
When reading the device, the user must assert both the OE
and CE pins. Data will be available t
OE is asserted. If the user of the CY7C024/0241 or
CY7C025/0251 wishes to access a semaphore flag, then the
SEM pin must be asserted instead of the CE pin, and OE must
also be asserted.
Interrupts
The upper two memory locations may be used for message
passing. The highest memory location (FFF for the
CY7C024/0241, 1FFF for the CY7C025/0251) is the mailbox
for the right port and the second-highest memory location
(FFE for the CY7C024/0241, 1FFE for the CY7C025/0251) is
the mailbox for the left port. When one port writes to the other
port’s mailbox, an interrupt is generated to the owner. The
interrupt is reset when the owner reads the contents of the
mailbox. The message is user defined.
Each port can read the other port’s mailbox without resetting
the interrupt. The active state of the BUSY signal (to a port)
prevents the port from setting the interrupt to the winning port.
Also, an active BUSY to a port prevents that port from reading
its own mailbox and thus resetting the interrupt to it.
If your application does not require message passing, do not
connect the interrupt pin to the processor’s interrupt request
input pin.
The operation of the interrupts and their interaction with Busy
are summarized in Table 2.
7C024/0241–25
7C025/0251–25
170
25
40
Description
7C024/0241–35
7C025/0251–35
160
35
30
ACE
CY7C024/0241
CY7C025/0251
after CE or t
7C024/0241–55
7C025/0251–55
Page 4 of 21
150
55
20
DOE
after
[+] Feedback