CY7C131-15JXI Cypress Semiconductor Corp, CY7C131-15JXI Datasheet
CY7C131-15JXI
Specifications of CY7C131-15JXI
Available stocks
Related parts for CY7C131-15JXI
CY7C131-15JXI Summary of contents
Page 1
... INT L Notes 1. CY7C130 and CY7C130A are functionally identical; CY7C131 and CY7C131A are functionally identical. 2. CY7C130/130A/CY7C131/131A (Master): BUSY is open drain output and requires pull-up resistor. CY7C140/CY7C141 (Slave): BUSY is input. 3. Open drain outputs: pull-up resistor required. Cypress Semiconductor Corporation Document #: 38-06002 Rev. *E ...
Page 2
... Figure 1. Pin Diagram - DIP (Top View R BUSY R BUSY INT INT 7C130 7C140 I I I I/O 6R I/O I I/O I I/O I I I/O GND 0R Figure 3. Pin Diagram - PQFP (Top View 5150 I I 1415 CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 7C131 7C141 I Page [+] Feedback ...
Page 3
... Interrupt Flag Busy Flag Power Ground 7C130-30 7C130-35 [4] 7C130A-30 [4] 7C131-25 7C131-35 7C131-30 7C141-25 7C140-35 7C140-30 7C141-35 7C141- 190 170 170 CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 Description 7C130-45 7C130-55 7C131-45 7C131-55 7C140-45 7C140-55 7C141-45 7C141- 120 120 110 Page Unit [+] Feedback ...
Page 4
... CC < 0.2V Com’l 125 L > V – 0.2V, CC > V – 0.2V CC < 0.2V, IN [11] and using AC Test Waveforms input levels of GND to 3V. RC CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 Ambient Temperature V CC ° ° + ± 10% ° ° – + ± 10% ° ° –55 ...
Page 5
... Figure 4. AC Test Loads and Waveforms R1 893Ω 5V OUTPUT 347Ω INCLUDING JIGAND SCOPE (b) ALL INPUT PULSES 3.0V 90% 10% GND 1.40V ≤ CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 Max Unit 281Ω BUSY OR INT 30 pF BUSY Output Load (CY7C130/CY7C131 ONLY) 90% 10% ≤5ns Page [+] Feedback ...
Page 6
... Min Max [10 less than t and t HZCE LZCE HZOE = part ( Test Loads. Transition is measured ±500 mV from steady state voltage. L CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 7C130-30 [4] 7C130-25 7C130A-30 7C131-25 7C131-30 7C140-25 Unit 7C140-30 7C141-25 7C141-30 Min Max Min Max ...
Page 7
... R/W for Port B is toggled during valid read. Document #: 38-06002 Rev. *E [7, 12] (continued) [4] 7C131-15 7C131A-15 7C141-15 Min Max 15 [17 [17 Note 19 Note [17] 15 [17] 15 [17] 15 CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 7C130-30 [4] 7C130-25 7C130A-30 7C131-25 7C131-30 7C140-25 Unit 7C140-30 7C141-25 7C141-30 Min Max Min Max ...
Page 8
... EINR t Address to INTERRUPT Reset Time INR Document #: 38-06002 Rev. *E [7,12] 7C130-35 7C131-35 7C140-35 7C141-35 Min Max [10 [17 [17 Note 19 Note [17] 25 [17] 25 [17] 25 CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 7C130-45 7C130-55 7C131-45 7C131-55 7C140-45 7C140-55 Unit 7C141-45 7C141-55 Min Max Min Max ...
Page 9
... Switching Waveforms ADDRESS t OHA DATA OUT PREVIOUS DATA VALID LZOE t LZCE DATA OUT Read with BUSY, Master: CY7C130 and CY7C131 ADDRESS R R INR ADDRESS BUSY L DOUT L Notes 20. R/W is HIGH for read cycle. 21. Device is continuously selected and 22. Address valid prior to or coincident with CE transition LOW. ...
Page 10
... Document #: 38-06002 Rev. *E Either Port SCE PWE t SD DATA VALID HIGH IMPEDANCE SCE PWE t SD DATA VALID t HZWE HIGH IMPEDANCE PWE HZWE CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 [16, 23 [17, 24 LZWE to allow the data I/O pins to enter high impedance Page [+] Feedback ...
Page 11
... PS ADDRESS R BUSY R Right Address Valid First ADDRESS MATCH ADDRESS ADDRESS L BUSY L Document #: 38-06002 Rev. *E ADDRESS MATCH BLC BHC ADDRESS MATCH BLC BHC ADDRESS MISMATCH t t BLA BHA ADDRESS MISMATCH t t BLA BHA CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 Page [+] Feedback ...
Page 12
... Switching Waveforms (continued) Write with BUSY (Slave:CY7C140/CY7C141 BUSY Document #: 38-06002 Rev. *E Figure 12. Busy Timing Diagram No PWE t WH CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 Page [+] Feedback ...
Page 13
... INT L Left Side Clears INT L ADDR R INT L Document #: 38-06002 Rev. *E Figure 13. Interrupt Timing Diagrams t WC WRITE 3FF EINS t WINS INT t EINR t OINR EINS t WINS EINR CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 t RC READ 3FF t RC READ 3FE INR t OINR Page [+] Feedback ...
Page 14
... OUTPUT LOADING 30.0 25.0 20.0 15.0 10 4. 25° 200 400 600 800 1000 CAPACITANCE (pF) CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE 120 100 5. 25° 1.0 2.0 3.0 4.0 OUTPUT VOLTAGE (V) OUTPUT SINK CURRENT vs. OUTPUT VOLTAGE ...
Page 15
... Pb-Free Plastic Leaded Chip Carrier N52 52-Pin Plastic Quad Flatpack N52 52-Pin Pb-Free Plastic Quad Flatpack P25 48-Pin (600 Mil) Molded DIP P25 48-Pin (600 Mil) Molded DIP CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 Operating Range Commercial Industrial Commercial Industrial Commercial Industrial ...
Page 16
... Plastic Quad Flatpack J69 52-Pin Plastic Leaded Chip Carrier N52 52-Pin Plastic Quad Flatpack J69 52-Pin Plastic Leaded Chip Carrier N52 52-Pin Plastic Quad Flatpack CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 Operating Range Commercial Industrial Commercial Industrial Commercial Industrial Commercial ...
Page 17
... Figure 14. 48-Pin (600 Mil) Sidebraze DIP D26 MIL-STD-1835 D-14 Config. C SEATING PLANE 0.045 0.055 34 0.023 0.033 33 0.750 0.756 0.785 0.795 CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 51-80044 ** MIN. DIMENSIONS IN INCHES MAX. 0.013 0.021 0.690 0.730 0.020 MIN. 0.090 0.130 0.165 0.200 51-85004-*A Page ...
Page 18
... Package Diagrams (continued) Figure 17. 52-Pin Pb-Free Plastic Quad Flatpack N52 Document #: 38-06002 Rev. *E Figure 16. 48-Pin (600 Mil) Molded DIP P25 CY7C130, CY7C130A CY7C131, CY7C131A CY7C140, CY7C141 51-85020-*B 51-85042-** Page [+] Feedback ...
Page 19
... See ECN Added pin definitions table, 52-pin PQFP package diagram and Pb-free information See ECN Added CY7C131-15JI to ordering information Added Pb-Free parts to ordering information: CY7C131-15JXI 12/17/08 Added CY7C130A and CY7C131A parts Removed military information Updated ordering information table PSoC Solutions General psoc ...