M29F800DB70N6E NUMONYX, M29F800DB70N6E Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
M29F800DB70N6E
Manufacturer Part Number
M29F800DB70N6E
Description
IC FLASH 8MBIT 70NS 48TSOP
Manufacturer
NUMONYX
Datasheet
1.M29F800DB70N6.pdf
(53 pages)
Specifications of M29F800DB70N6E
Format - Memory
FLASH
Memory Type
FLASH - Nor
Memory Size
8M (1M x 8 or 512K x 16)
Speed
70ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
48-TSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Summary description
1
6/53
Summary description
The M29F800D is a 8 Mbit (1Mb x8 or 512Kb x16) non-volatile memory that can be read,
erased and reprogrammed. These operations can be performed using a single low voltage
(5V) supply. On power-up the memory defaults to its Read mode where it can be read in the
same way as a ROM or EPROM.
The memory is divided into blocks that can be erased independently so it is possible to
preserve valid data while old data is erased. Each block can be protected independently to
prevent accidental Program or Erase commands from modifying the memory. Program and
Erase commands are written to the Command Interface of the memory. An on-chip
Program/Erase Controller simplifies the process of programming or erasing the memory by
taking care of all of the special operations that are required to update the memory contents.
The end of a program or erase operation can be detected and any error conditions
identified. The command set required to control the memory is consistent with JEDEC
standards.
The blocks in the memory are asymmetrically arranged, see
and
additional blocks. The 16 Kbyte Boot Block can be used for small initialization code to start
the microprocessor, the two 8 Kbyte Parameter Blocks can be used for parameter storage
and the remaining 32K is a small Main Block where the application may be stored.
Chip Enable, Output Enable and Write Enable signals control the bus operation of the
memory. They allow simple connection to most microprocessors, often without additional
logic.
The memory is offered in SO44 and TSOP48 (12 x 20mm) packages. The memory is
supplied with all the bits erased (set to ’1’).
Figure 5: Block addresses
(x16). The first or last 64 Kbytes have been divided into four
Figure 4: Block addresses
M29F800DT
(x8),