AS1107PL austriamicrosystems, AS1107PL Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/0/84/austriamicrosystems_sml.jpg)
AS1107PL
Manufacturer Part Number
AS1107PL
Description
IC LED 8-DIGIT DRIVER 24-PDIP
Manufacturer
austriamicrosystems
Datasheet
1.AS1107WL-T.pdf
(21 pages)
Specifications of AS1107PL
Display Type
LED
Configuration
7 Segment + DP
Interface
Serial
Digits Or Characters
8 Digits
Current - Supply
330mA
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Through Hole
Package / Case
24-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
AS1106, AS1107
Datasheet - D e t a i l e d D e s c r i p t i o n
8.5.6 Feature Register (0xXE)
The Feature Register is used for enabling various features including switching the device into external clock mode, applying an external reset,
selecting code-B or HEX decoding, enabling or disabling blinking, enabling or disabling the SPI-compatible interface (AS1106 only), setting the
blinking rate, and resetting the blink timing.
Note: At power-up the Feature Register is initialized to 0.
Table 17. Feature Register Summary
Table 18. Feature Register Bit Descriptions (Address (HEX) = 0xXE))
8.5.7 No-Op Register (0xX0)
The No-Op Register is used when multiple AS1106 or AS1107 devices are cascaded in order to support displays with more than 8 digits. The
cascading must be done in such a way that all DOUT pins are connected to DIN of the next AS1106/AS1107 (see Figure 14 on page 16). The
LOAD/CSN and CLK signals are connected to all devices.
For example, if five devices are cascaded, in order to perform a write operation to the fifth device, the write-command must be followed by four
no-operation commands. When the LOAD/CSN signal goes high, all shift registers are latched. The first four devices will receive no-operation
commands and only the fifth device will receive the intended operation command, and subsequently update its register.
www.austriamicrosystems.com/LED-Driver-ICs/AS1106_07
Bit
D0
D1
D2
D3
D4
D5
D6
D7
blink_
start
Addr: 0xXE
D7
blink_freq_sel
decode_sel
blink_start
Bit Name
blink_en
reg_res
clk_en
spi_en
sync
sync
D6
Feature Register
Enables and disables various device features.
Default
0
0
0
0
0
0
0
0
freq_sel
blink_
D5
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
External clock active.
0 = Internal oscillator is used for system clock.
1 = Pin CLK of the serial interface operates as system clock input.
Resets all control registers except the Feature Register.
0 = Reset Disabled. Normal operation.
1 = All control registers are reset to default state (except the Feature Register)
identically after power-up.
Note: The Digit Registers maintain their data.
Selects display decoding.
0 = Enable Code-B decoding (see Table 10 on page 10).
1 = Enable HEX decoding (see Table 11 on page 11).
Enables the SPI-compatible interface.
0 = Disable SPI-compatible interface (AS1106 only).
1 = Enable the SPI-compatible interface (AS1106 only).
Note: The SPI-compatible interface is always enabled in the AS1107.
Enables blinking.
0 = Disable blinking.
1 = Enable blinking.
Sets blink with low frequency (with the internal oscillator enabled):
0 = Blink period typically is 1 second (0.5s on, 0.5s off).
1 = Blink period is 2 seconds (1s on, 1s off).
Synchronizes blinking on the rising edge of pin LOAD/CSN. The multiplex and blink
timing counter is cleared on the rising edge of pin LOAD/CSN. By setting this bit in
multiple AS1106/AS1107 devices, the blink timing can be synchronized across all the
devices.
Start Blinking with display enabled phase. When bit D4 (blink_en) is set, bit D7
determines how blinking starts.
0 = Blinking starts with the display turned off.
1 = Blinking starts with the display turned on.
blink_en
D4
Revision 2.28
spi_en
D3
Bit Description
decode_sel
D2
reg_res
D1
clk_en
D0
13 - 21