LT1641-1IS8 Linear Technology, LT1641-1IS8 Datasheet - Page 8

• Manufacturer Part Number: LT1641-1IS8
• Description: IC CONTRLR HOTSWAP POSVOLT 8SOIC
• Manufacturer: Linear Technology
• Type: Hot-Swap Controllerr

Specifications of LT1641-1IS8

• Applications: General Purpose
• Internal Switch(s): No
• Voltage - Supply: 9 V ~ 80 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 8-SOIC (0.154", 3.90mm Width)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: LT16411IS8

LT1641-1/LT1641-2
APPLICATIO S I FOR ATIO
Short-Circuit Protection
The chip features a programmable foldback current limit
with an electronic circuit breaker that protects against
short-circuits or excessive supply currents. The current
limit is set by placing a sense resistor between V
and SENSE (Pin 7).
To prevent excessive power dissipation in the pass tran-
sistor and to prevent voltage spikes on the input supply
during short-circuit conditions at the output, the current
folds back as a function of the output voltage, which is
sensed at the FB pin (Figure 7).
When the voltage at the FB pin is 0V, the current limit
circuit drives the GATE pin to force a constant 12mV drop
across the sense resistor. As the output voltage at the FB
pin increases, the voltage across the sense resistor in-
creases until the FB pin reaches 0.5V, at which point the
voltage across the sense resistor is held constant at 47mV.
The maximum current limit is calculated as:
For a 0.025Ω sense resistor, the current limit is set at
1.88A and folds back to 480mA when the output is shorted
to ground.
8
SHORT
GND
24V
V
I
IN
49.9k
LIMIT
PIN
3.4k
1%
1%
R1
R2
= 47mV/R
1
TIMER
ON
V
CC
0.025Ω
8
5
Figure 5. Typical Application
R
C2
0.68µF
S
SENSE
SENSE
U
7
LT1641-1
10Ω
5%
R5
IRF530
GATE
GND
Q1
U
6
4
1k, 5%
R6,
PWRGD
10nF
C1
D1
CMPZ
5248B
FB
W
2
3
R3
59k
1%
R4
3.57k
1%
R7
24k
5%
U
+
CC
PWRGD
1641-1 F05
(Pin 8)
C
L
V
OUT
The IC also features a variable overcurrent response time.
The time required to regulate Q1’s drain current depends
on: Q1’s input capacitance; gate capacitor C1 and com-
pensation resistor R6; and the internal delay from the
SENSE to the GATE pin. Figure 8 shows the delay from a
voltage step at the SENSE pin until the GATE voltage starts
falling, as a function of overdrive.
TIMER
The TIMER pin (Pin 5) provides a method for program-
ming the maximum time the chip is allowed to operate in
current limit. When the current limit circuitry is not active,
the TIMER pin is pulled to GND by a 3µA current source.
After the current limit circuit becomes active, an 80µA pull-
up current source is connected to the TIMER pin and the
voltage will rise with a slope equal to 77µA/C
as the current limit circuit remains active. Once the desired
maximum current limit time is set, the capacitor value is:
C(nF) = 62 • t(ms).
If the current limit circuit turns off, the TIMER pin will be
discharged to GND by the 3µA current source.
Whenever the TIMER pin reaches 1.233V, either the inter-
nal fault latch is set (LT1641-1) or the autorestart latch is
set (LT1641-2). The GATE pin is immediately pulled to
GND and the TIMER pin is pulled back to GND by the 3µA
Figure 6. Power-Up Waveforms
TIMER
as long
164112fc