LTC1471CS#PBF Linear Technology, LTC1471CS#PBF Datasheet - Page 7
![IC SWITCH PCMCIA PROT DUAL16SOIC](/photos/7/47/74757/ltc1471cs_pbf_sml.jpg)
LTC1471CS#PBF
Manufacturer Part Number
LTC1471CS#PBF
Description
IC SWITCH PCMCIA PROT DUAL16SOIC
Manufacturer
Linear Technology
Type
PCMCIA/Cardbus Switchr
Datasheet
1.LTC1470CS8PBF.pdf
(12 pages)
Specifications of LTC1471CS#PBF
Number Of Outputs
2
Rds (on)
180 mOhm
Internal Switch(s)
Yes
Current Limit
1A
Voltage - Input
3.3V, 5V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
16-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
APPLICATIONS
Interfacing with “365” Type Controllers
The LTC1470 also interfaces directly with “365” type
controllers as shown in Figure 2. Note that the V
inputs are connected differently than to the CL-PD6710
controller because the “365” type controllers use active-
high logic control of the V
Switch Truth Table). No “glue” logic is required to inter-
face to this type of PCMCIA compatible controller.
CONTROLLER
“365” TYPE
Figure 2. Direct Interface with “365” Type PCMCIA Controller
A_V
A_V
CC
CC
_EN0
_EN1
3.3V
5V
Truth Table for “365” Type Controller
Truth Table for CL-PD6710 Controller
A_V
A_V
0.1µF
0.1µF
EN0
CC
EN0
0
0
1
1
_EN0
0
0
1
1
CC
U
_3
5V
EN0
EN1
3V
IN
LTC1470
IN
INFORMATION
A_V
GND
U
A_V
CC
EN1
3V
CC
EN1
0
1
0
1
OUT
CC
OUT
switches (see the following
0
1
0
1
IN
_EN1
_5
+
W
OUT
Hi-Z
3.3V
Hi-Z
OUT
3.3V
Hi-Z
Hi-Z
5V
5V
1µF
TANT
(OFF/3.3V/5V)
10k
U
CC
Enable
TO CARD
V
CC
1470/71 F02
PINS
Supply Bypassing
For best results bypass the supply input pins with 1µF
capacitors as close as possible to the LTC1470. Some-
times much larger capacitors are already available at the
outputs of the 3.3V and 5V power supply. In this case it is
still good practice to use 0.1µF capacitors as close as
possible to the device, especially if the power supply
output capacitors are more than 2" away on the printed
circuit board.
Output Capacitors and Pull-Down Resistor
The output pin is designed to ramp on slowly, typically
400µs rise time. Therefore, capacitors as large as 150µF
can be driven without producing voltage spikes on the
3V
mance Characteristics section). The output pin should
have a 0.1µF to 1µF capacitor for noise reduction and
smoothing.
A 10k pull-down resistor is recommended at the output to
ensure that the output capacitor is fully discharged when the
output is switched OFF. This resistor also ensures that the
output is discharged between the 3.3V and 5V transition.
Supply Sequencing
Because the 5V supply is the source of power for both of the
switch control circuits, it is best to sequence the power
supplies such that the 5V supply is powered before, or
simultaneous to, the application of 3.3V.
It is interesting to note, however, that the switches are NMOS
transistors which require charge pumps to generate gate
voltages higher than the supply rails for full enhancement.
Because the gate voltages start at 0V when the supplies are
first activated, the switches always start in the off state and
do not produce glitches at the outputs when powered.
If the 5V supply must be turned off, it is important to program
all switches to the Hi-Z or 0V state at least 100µs before the
5V power is removed to ensure that the NMOS switch gates
are fully discharged to 0V. Whenever possible, however, it is
best to leave the 5V
LTC1470/LTC1471 quiescent current drops to <1µA with all
the switches turned off and therefore no 5V power is
consumed in the standby mode.
IN
or 5V
IN
supply pins (see graphs in Typical Perfor-
IN
pin(s) continuously powered. The
LTC1470/LTC1471
14701fa
7