MAX17020ETJ+ Maxim Integrated Products, MAX17020ETJ+ Datasheet - Page 9
![IC CTLR PWM DUAL STEP DN 32-TQFN](/photos/29/9/290916/tqfn32_sml.jpg)
MAX17020ETJ+
Manufacturer Part Number
MAX17020ETJ+
Description
IC CTLR PWM DUAL STEP DN 32-TQFN
Manufacturer
Maxim Integrated Products
Series
Quick-PWM™r
Type
Dual Quick-PWM Step-Down Controllerr
Datasheet
1.MAX17020ETJT.pdf
(34 pages)
Specifications of MAX17020ETJ+
Applications
Power Supplies
Current - Supply
1mA
Voltage - Supply
6 V ~ 24 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-TQFN Exposed Pad
Output Voltage Range
0.7 V to 5.5 V
Input Voltage Range
6 V to 24 V
Input Current
1 mA
Power Dissipation
2.76 W
Operating Temperature Range
- 40 C to + 85 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
ELECTRICAL CHARACTERISTICS (continued)
(Circuit of Figure 1, no load on LDO, RTC, OUT1, OUT2, and REF, V
LDOREFIN = GND, ONLDO = IN, ON1 = ON2 = V
Note 1: DC output accuracy specifications refer to the threshold of the error comparator. When the inductor is in continuous conduc-
Note 2: On-time and off-time specifications are measured from 50% point to 50% point at the DH pin with LX = PGND, V BST = 5V,
Note 3: Limits are 100% production tested at T
Note 4: Specifications increased by 1Ω to account for test measurement error.
OUT2 Undervoltage-Protection
Trip Threshold
PGOOD2 Lower Trip Threshold
PGOOD2 Output-Low Voltage
CURRENT LIMIT
ILIM_ Adjustment Range
Valley Current-Limit Threshold
(Adjustable)
GATE DRIVERS
DH_ Gate Driver On-Resistance
DL_ Gate Driver On-Resistance
INPUTS AND OUTPUTS
TON Input Logic Levels
SKIP Input Logic Levels
ON_ Input Logic Levels
ONLDO Input Logic Levels
tion, the MAX17020 regulates the valley of the output ripple, so the actual DC output voltage is higher than the trip level by
50% of the output ripple voltage. In discontinuous conduction (I
level higher than the error-comparator threshold by approximately 1.5% due to slope compensation.
and a 500pF capacitor from DH to LX to simulate external MOSFET gate capacitance. Actual in-circuit times might be differ-
ent due to MOSFET switching speeds.
and characterization.
PARAMETER
_______________________________________________________________________________________
Dual Quick-PWM Step-Down Controller
with Low-Power LDO, RTC Regulator
V
SYMBOL
UVP(OUT2)
V
VALLEY
V
R
R
ILIM
DH
DL
A
Preset mode: with respect to error-comparator
threshold
Tr acki ng m od e: w i th r esp ect to RE FIN 2 vol tag e
Preset mode: with respect to error-comparator
threshold, falling edge, hysteresis = 1%
Tracking mode: with respect to REFIN2
voltage, falling edge, hysteresis = 12mV
V
impedance), I
V
BST1 - LX1 and BST2 - LX2 forced to 5V
DL1, DL2; high state
DL1, DL2; low state
High
REF or open
Low
High (forced-PWM)
Open (ultrasonic)
Low (skip)
High (SMPS on)
Low (SMPS off)
High (LDO on)
Low (LDO off)
= +25°C. Maximum and minimum limits over temperature are guaranteed by design
CC
AGN D
OUT2
, T
A
= V
- V
= -40°C to +85°C, unless otherwise noted.) (Note 3)
LX
REFIN2
_
SINK
CONDITIONS
- 150mV (PGOOD2 low
= 4mA
IN
R
R
R
OUT
= 12V, V
ILIM
ILIM
ILIM
< I
_ = 100kΩ
_ = 200kΩ
_ = 400kΩ
LOAD(SKIP)
DD
= V
CC
), the output voltage has a DC regulation
= V
SECFB
V
V
-230
-185
0.4V
0.4V
MIN
164
-20
0.2
1.6
1.6
2.4
2.4
CC
CC
63
40
85
-
-
= 5V, V
TYP
REFIN2
MAX
-370
-115
115
236
-12
0.4
2.0
3.5
4.5
1.5
3.0
0.4
3.0
0.4
0.8
0.8
= 1.0V, BYP =
77
60
UNITS
mV
mV
mV
%
%
Ω
Ω
V
V
V
V
V
V
9