MAX8661ETL+ Maxim Integrated Products, MAX8661ETL+ Datasheet - Page 33

• Manufacturer Part Number: MAX8661ETL+
• Description: IC POWER MANAGE XSCALE 40-TQFN
• Manufacturer: Maxim Integrated Products

Specifications of MAX8661ETL+

• Applications: Processor
• Voltage - Supply: 2.6 V ~ 6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 40-TQFN Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Supply: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

where V
cally V
voltage at the top of R1 when LBO goes low.
For example, to set V
choose R3 to be 1MΩ. Then, R1 = 1.8MΩ and
R2 = 80kΩ.
If the low-battery-detector feature is not required, con-
nect LBO to ground and connect LBF and LBR to IN.
Each regulator on the MAX8660/MAX8661 has an inter-
nal resistor that discharges the output capacitor when
the regulator is off (Table 8). The internal discharge
resistors pull their respective output to ground when the
regulator is off, ensuring that load circuitry always pow-
ers down completely. The internal off-discharge resis-
tors are active when a regulator is disabled, when the
device is in OVLO, and when the device is in UVLO
with V
internal off-discharge resistors may not activate.
Thermal-overload protection limits total power dissipa-
tion in the MAX8660/MAX8661. When internal thermal
sensors detect a die temperature in excess of +160°C,
the corresponding regulator(s) are shut down, allowing
the IC to cool. The regulators turn on again after the
junction cools by 15°C, resulting in a pulsed output dur-
ing continuous thermal-overload conditions.
A thermal overload on any of REG1 through REG5 only
shuts down the overloaded regulator. An overload on
REG6 or REG7 shuts down both regulators together.
During thermal overload, REG8 is not turned off, and
the I
Table 8. Internal Off-Discharge Resistor
REGULATOR
2
C interface and voltage monitors remain active.
IN
IN
REG1
REG2
REG3
REG4
REG5
REG6
REG7
REG8
LBOR
) when LBO goes high, and V
greater than 1.0V. With V
Voltage Management for Mobile Applications
High-Efficiency, Low-I
is the rising voltage at the top of R1 (typi-
Internal Off-Discharge Resistors
Thermal-Overload Protection
______________________________________________________________________________________
LBOR
INTERNAL OFF-DISCHARGE
to 3.6V and V
RESISTOR VALUE
1.5kΩ ±30%
650Ω ±30%
650Ω ±30%
550Ω ±30%
550Ω ±30%
350Ω ±30%
350Ω ±30%
2kΩ ±30%
IN
less than 1.0V, the
LBOF
LBOF
is the falling
to 3.2V,
An I
variety of MAX8660/MAX8661 functions:
• The output voltages of V3–V7 are set by the serial
• Each of the four step-down DC-DC converters
• REG3 and REG4 can be enabled by the serial inter-
• REG6 and REG7 are activated only by the serial interface.
The serial interface operates whenever V
V
When V
registers are reset to their default values.
The serial interface consists of a bidirectional serial-data
line (SDA) and a serial-clock input (SCL). The MAX8660/
MAX8661 are slave-only devices, relying upon a master
to generate a clock signal. The master (typically the
applications processor) initiates data transfer on the bus
and generates SCL to permit data transfer.
I
resistors (500Ω or greater). Optional resistors (24Ω) in
series with SDA and SCL protect the device inputs from
high-voltage spikes on the bus lines. Series resistors also
minimize cross-talk and undershoot on bus signals.
The Marvell PXA3xx specification contains an extensive
list of registers for various functions, not all of which are
provided on the MAX8660/MAX8661. The list in Table 9 is
a subset of the Marvell list as it relates to functions includ-
ed in the PMIC. Even though the MAX8660/MAX8661 use
a subset of the specified registers, they acknowledge
writes to the entire register space (0x00 to 0xFF).
In Marvell PXA3xx applications, the pullups are typically
to VCC_IOx .
One data bit is transferred during each SCL clock
cycle. The data on SDA must remain stable during the
high period of the SCL clock pulse. Changes in SDA
while SCL is high are control signals (see the START
and STOP Conditions section for more information).
Each transmit sequence is framed by a START (S) condi-
tion and a STOP (P) condition. Each data packet is 9 bits
long; 8 bits of data followed by the acknowledge bit. The
MAX8660/MAX8661 suport data transfer rates with SCL
frequencies up to 400kHz.
2
UVLO
C is an open-drain bus. SDA and SCL require pullup
Q
interface.
(REG1–REG4) can be put into forced-PWM operation.
face or by a hardware-enable pin (EN34). See the
REG3/REG4 Enable (EN34, EN3, EN4) section for
more information.
2
C-compatible, 2-wire serial interface controls a
, PMICs with Dynamic
(typically 2.40V) and V
IN
is outside the I
2
C operation range, the I
OVLO
(typically 6.35V).
I
2
Data Transfer
C Interface
IN
is between
2
33
C