LT1375CS8-5 Linear Technology, LT1375CS8-5 Datasheet - Page 7
![IC SW REG 1.5A 5V STEP-DWN 8SOIC](/photos/6/62/66297/8-soic_05-08-1610_sml.jpg)
LT1375CS8-5
Manufacturer Part Number
LT1375CS8-5
Description
IC SW REG 1.5A 5V STEP-DWN 8SOIC
Manufacturer
Linear Technology
Type
Step-Down (Buck)r
Datasheet
1.LT1376CS8PBF.pdf
(28 pages)
Specifications of LT1375CS8-5
Internal Switch(s)
Yes
Synchronous Rectifier
No
Number Of Outputs
1
Voltage - Output
5V
Current - Output
1.5A
Frequency - Switching
500kHz
Voltage - Input
5 ~ 25 V
Operating Temperature
0°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power - Output
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LT1375CS8-5
Manufacturer:
LT
Quantity:
10 000
Part Number:
LT1375CS8-5
Manufacturer:
LT
Quantity:
20 000
Part Number:
LT1375CS8-5#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Company:
Part Number:
LT1375CS8-5#TRPBF
Manufacturer:
NS
Quantity:
6 234
Part Number:
LT1375CS8-5#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
PIN
V
This pin powers the internal circuitry and internal regulator
when the BIAS pin is not present. At NPN switch on and off,
high dl/dt edges occur on this pin. Keep the external
bypass and catch diode close to this pin. All trace induc-
tance on this path will create a voltage spike at switch off,
adding to the V
BIAS (LT1376 Only): The BIAS pin is used to improve
efficiency when operating at higher input voltages and
light load current. Connecting this pin to the regulated
output voltage forces most of the internal circuitry to draw
its operating current from the output voltage rather than
the input supply. This is a much more efficient way of
doing business if the input voltage is much higher than the
output. Minimum output voltage setting for this mode of
operation is 3.3V . Efficiency improvement at V
V
SYNC (LT1375 Only): The SYNC pin is used to synchro-
nize the internal oscillator to an external signal. It is directly
logic compatible and can be driven with any signal be-
tween 10% and 90% duty cycle. The synchronizing range
is equal to initial operating frequency, up to 900kHz. See
Synchronizing section in Applications Information for
details.
FB/SENSE: The feedback pin is used to set output voltage,
using an external voltage divider that generates 2.42V at
the pin with the desired output voltage. The fixed voltage
(-5) parts have the divider included on the chip, and the FB
The LT1376 is a constant frequency, current mode buck
converter. This means that there is an internal clock and
two feedback loops that control the duty cycle of the power
switch. In addition to the normal error amplifier, there is a
current sense amplifier that monitors switch current on a
cycle-by-cycle basis. A switch cycle starts with an oscilla-
tor pulse which sets the R
When switch current reaches a level set by the inverting
input of the comparator, the flip-flop is reset and the
switch turns off. Output voltage control is obtained by
using the output of the error amplifier to set the switch
current trip point. This technique means that the error
BLOCK
IN
OUT
U
: This is the collector of the on-chip power NPN switch.
= 5V, and I
FUNCTIONS
U
DIAGRAM
CE
OUT
voltage across the internal NPN.
= 25mA is over 10%.
U
S
W
flip-flop to turn the switch on.
IN
= 20V,
pin is used as a SENSE pin, connected directly to the 5V
output. Two additional functions are performed by the FB
pin. When the pin voltage drops below 1.7V, switch
current limit is reduced. Below 1V, switching frequency is
also reduced. See Feedback Pin Function section in Appli-
cations Information for details.
V
input of the peak switch current comparator. It is normally
used for frequency compensation, but can do double duty
as a current clamp or control loop override. This pin sits
at about 1V for very light loads and 2V at maximum load.
It can be driven to ground to shut off the regulator, but if
driven high, current must be limited to 4mA.
GND: The GND pin connection needs consideration for
two reasons. First, it acts as the reference for the regulated
output, so load regulation will suffer if the “ground” end of
the load is not at the same voltage as the GND pin of the
IC. This condition will occur when load current or other
currents flow through metal paths between the GND pin
and the load ground point. Keep the ground path short
between the GND pin and the load, and use a ground plane
when possible. The second consideration is EMI caused
by GND pin current spikes. Internal capacitance between
the V
current spikes in the GND pin. If the GND pin is connected
to system ground with a long metal trace, this trace may
radiate excess EMI. Keep the path between the input
bypass and the GND pin short.
amplifier commands current to be delivered to the output
rather than voltage. A voltage fed system will have low
phase shift up to the resonant frequency of the inductor
and output capacitor, then an abrupt 180° shift will occur.
The current fed system will have 90° phase shift at a much
lower frequency, but will not have the additional 90° shift
until well beyond the LC resonant frequency. This makes
it much easier to frequency compensate the feedback loop
and also gives much quicker transient response.
Most of the circuitry of the LT1376 operates from an
internal 2.9V bias line. The bias regulator normally draws
power from the regulator input pin, but if the BIAS pin is
C
: The V
SW
pin and the GND pin creates very narrow (<10ns)
C
pin is the output of the error amplifier and the
LT1375/LT1376
13756fd
7